

NCV7383 FlexRay® Bus Driver Application Note



ON Semiconductor®

<http://onsemi.com>

INTRODUCTION

NCV7383 is a single-channel FlexRay bus driver compliant with the FlexRay Electrical Physical Layer Specification Rev. 3.0.1, capable of communicating at speeds of up to 10 Mbit/s. It provides differential transmit and receive capability between a wired FlexRay communication medium on one side and a protocol controller and a host on the other side. NCV7383 mode control functionality is optimized for nodes without the need of extended power management provided by transceivers with permanent connection to the car battery as is on NCV7381. NCV7383 is primarily intended for nodes switched off by ignition.

This document provides additional information on following topics:

- Typical Application
- Optional ESD protection
- Example PCB layout
- Digital outputs DC characteristics
- Communication Controller interface termination
- Bus impedance in Power-off mode

APPLICATION NOTE

PIN CONNECTIONS





Figure 1. NCV7383 Application Diagram

TYPICAL APPLICATION

Table 1. NCV7383: RECOMMENDED EXTERNAL COMPONENTS

Component	Function	Value	Unit	Note
C _{VCC}	Decoupling capacitor on V _{CC} supply line, ceramic (X7R)	100	nF	Type 0603
C _{VIO}	Decoupling capacitor on V _{IO} supply line, ceramic (X7R)	100	nF	Type 0603
R _{BUS1}	Bus termination resistor	47.5	Ω	Type 0805, (Note 1)
R _{BUS2}	Bus termination resistor	47.5	Ω	Type 0805, (Note 1)
C _{BUS}	Common-mode stabilizing capacitor, ceramic	4.7	nF	Type 0805, ±20%
CMC	Common-mode chokes	100	μH	(Note 2)
ESD	Optional ESD protection	NUP2115	-	Type SOT-23
R _{txd}	Optional TxD line series termination resistor	(Note 3)		Type 0603
R _{txen}	Optional TxEN line series termination resistor	(Note 3)		Type 0603
R _{rx}	Optional Rx line series termination resistor	(Note 3)		Type 0603

1. Tolerance ±1%; the value R_{BUS1}+R_{BUS2} should match the nominal cable impedance.
2. Recommended common-mode chokes:
MURATA DLW43SH101XK2
MURATA DLW43SH510XK2
MURATA DLW43SH101XP2
EPCOS B82799C0104N001
TDK ACT45R-101-2P-TL001
3. See Communication Controller Interface Termination section.

Optional ESD Protection

In order to improve system reliability an additional external ESD protection may be used. As a result of the high speed nature, the FlexRay specification calls for a low capacitance protection of up to 20 pF and a tight deviation in capacitance between the signal pairs limited to 2%. The reason is that any additional ESD protection represents a capacitive load on the bus lines which can have undesired effects on electromagnetic emissions and immunity if the bus lines capacitive load does not match properly.

The NUP2115, dual line FlexRay Bus Protector, is designed for the highest possible signal integrity by limiting the stray capacitance to 10 pF max while having a nominal capacitance matching at 0.26% and achieving the ESD and other transient protection requirements.




Figure 2. SOT-23 Package

System ESD measurement results are shown in the Table 2. Tested without external bus filter network, which is the worst case. The absolute values are from internal measurements. It indicates noticeable increase of the maximum possible discharge voltage. The values measured by external laboratory are visible in device datasheets [1][4].

Table 2. SYSTEM HBM ON PINS BP AND BM, per IEC 61000-4-2; 150 pF/330 Ω

	NCV7383	NCV7383 + NUP2115L
Requirement	±6 kV	
Pin	No failure up to:	
BP	±13 kV	±21 kV
BM	±13 kV	±21 kV

For more information on the device details, see the product datasheet [4].

Example PCB Layout

An example PCB layout is shown in the Figure 3. Modification of this layout is possible with the following recommendations:

- Place the NCV7383, the common mode choke and the optional ESD protection as near as possible to the BP and BM pins of the ECU connector.
- Route the BP and BM signal lines symmetrically.
- Keep the distance between the lines BP and BM minimal.
- Keep the decoupling capacitors close to the particular supply pins.
- Keep the ground plane uninterrupted if possible.




Figure 3. Example PCB Layout

Digital Outputs DC Characteristics

Typical digital outputs (RxD, ERRN and SDO) characteristics are shown in the Figure 6 to Figure 11. The characteristics were measured at room ambient temperature, in Normal mode (STBN and EN forced High), with no undervoltage and with supply voltages: VBAT = 12 V, VCC = 5 V, VIO = 3.3 V and 5 V.




Figure 4. Test Setup for Output Low Characteristics on Digital Output Pins




Figure 5. Test Setup for Output High Characteristics on Digital Output Pins

RxD Digital Output




Figure 6. Typical RxD Output Sink Characteristics








Figure 7. Typical RxD Output Source Characteristics

ERRN Digital Output**Figure 8. Typical ERRN Output Sink Characteristics****Figure 9. Typical ERRN Output Source Characteristics****SDO Digital Output****Figure 10. Typical SDO Output Sink Characteristics****Figure 11. Typical SDO Output Source Characteristics****Communication Controller Interface Termination**

The signals of the communication controller (CC) interface (TxD, TxEN and Rx) achieve high enough speed that the PCB connection should be considered a transmission line. The CMOS driver's impedance can be significantly lower than the PCB track characteristic impedance Z_0 , depending on the PCB configuration. The impedance mismatch at the ends of the line may cause reflections and thus all kinds of overshoots and undershoots. This may lead to signal integrity problems and increased electromagnetic emissions.

It is recommended to use a transmission line series termination in order to overcome these problems.

A series termination comprises of a resistor between the driver's output and the transmission line.

A typical PCB configuration is shown in the Figure 12 and Figure 13. An estimated characteristic impedance of the given 8 mils wide TOP layer trace is ca. 130 Ω at 2-Layer PCB (Figure 12) and ca. 72 Ω at 4-Layer PCB (Figure 13).




Figure 12. Example of 2-Layer PCB




Figure 13. Example of 4-Layer PCB

The series termination resistor R_s should be calculated as follows:

$$R_s \approx \text{Line } Z_0 - \text{Driver impedance} \quad (\text{eq. 1})$$

The line characteristic impedance Z_0 [Ω] depends on the PCB configuration. Typical RxD driver output impedance is

shown in the Figure 14. The TxD and TxEN signals are driven by an MCU or communication controller. An example of the TxD output driver of Freescale MC9S12XF MCU is shown in the Figure 15.




Figure 14. NCV7383 RxD Pin Output Impedance (typical)




Figure 15. Freescale MC9S12XF MCU TxD Pin Output Impedance

Calculation example

Inputs:

- 4-Layer FR-4 PCB (Figure 13), 8 mils trace with estimated characteristic impedance 72 Ω .
- RxD driver output impedance 33 Ω .

Ideal Series termination resistor value $\approx 72 \Omega - 33 \Omega = 39 \Omega$
Recommended value is 33 Ω .




Figure 16. RxD Trace Impedance Mismatch Compensation (4-Layer PCB, ringing at MCU input pin)



Figure 17. RxD Trace Impedance Mismatch Compensation (2-Layer PCB, ringing at MCU input pin)

Design recommendations:

- Place the RxD serial termination resistor close to transceiver.
- Place the TxD and TxEN serial termination resistor close to microcontroller / Communication Controller.
- Surface mount resistor is preferred in order to avoid additional serial inductance.
- Maximum value of series termination resistance is limited by required signal rise/fall time. Particularly values higher than 33 Ω should be carefully considered.

Bus Impedance in Power-off Mode

In order not to disturb the rest of the FlexRay network in case NCV7383 is unsupplied, the bus lines BP and BM remain High-Impedant with maximum leakage current of 5 μA (see the $i\text{BP}_{\text{LEAK}}$ and $i\text{BM}_{\text{LEAK}}$ parameter). This is valid for bus common mode voltage range $u\text{CM} = 0\text{ V to } 5\text{ V}$ (See the Figure 18 and Figure 19).




Figure 18. Simplified Bus Biasing Circuit




Figure 19. Bus Leakage Current versus Common Mode Voltage uCM


Table 3. EXTRACT FROM THE DEVICE DATASHEET [1]

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
R_{CM1} , R_{CM2}	Receiver common mode resistance		10	24	40	k Ω
iBP_{LEAK} iBM_{LEAK}	Absolute leakage current when driver is off	$uBP = uBM = 5\text{ V}$ All other pins = 0 V			5	μA
$iBP_{LEAKGND}$ $iBM_{LEAKGND}$	Absolute leakage current, in case of loss of GND	$uBP = uBM = 0\text{ V}$ All other pins = 16 V			1600	μA

REFERENCES

- [1] ON Semiconductor, NCV7383/D Datasheet, Rev.P1, January 2013
 [2] FlexRay Consortium. FlexRay Communications System – Electrical Physical Layer Specification, V3.0.1, October 2010
 [3] FlexRay Consortium. FlexRay Communications System – Physical Layer EMC Measurement Specification, V3.0.1, October 2010
 [4] ON Semiconductor, NUP2115L/D, Datasheet, Rev.0, April 2013

All brand names and product names appearing in this document are registered trademarks or trademarks of their respective holders.

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
 P.O. Box 5163, Denver, Colorado 80217 USA
 Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
 Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
 Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
 USA/Canada
 Europe, Middle East and Africa Technical Support:
 Phone: 421 33 790 2910
 Japan Customer Focus Center
 Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative