

SprloT 6UL

Schematics DevBoard

Table of Content

Page 1	Cover
Page 2	Block Diagram
Page 3	PWR TREE
Page 4	1DX Module
Page 5	CPU PWR
Page 6	LvDDR3
Page 7	eMMC
Page 8	CPU PERI1
Page 9	CPU PERI2
Page 10	PWR MGR
Page 11	SOM 80x2 Connectors
Page 12	
Page 13	
Page 14	
Page 15	
Page 16	
Page 17	
Page 18	
Page 19	
Page 20	
Page 21	
Page 22	
Page 23	
Page 24	
Page 25	
Page 26	
Page 26	
Page 27	
Page 28	

Revision History

[illegible]

1. Unless Otherwise Specified:

All resistors are in ohms, 10%, 1/8 Watt, 0603
All capacitors are in uF, 20%, 50V, 0603
All voltages are DC
All polarized capacitors are aluminum electrolytic

2. Interrupted lines coded with the same letter or letter combinations are electrically connected.


3. Device type number is for reference only. The number varies with the manufacturer.

4. Special signal usage:
 _B Denotes - Active-Low Signal
 <> or [] Denotes - Vectored Signals

5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

		Murata, Inc. 4100 Midway Road, Suite 2050 Carrollton, TX 75007	
Title			
Title and Rev History			
Size	Document Number	Engineer	Rev
C	801108	VH	PR2
Date:	Tuesday, August 01, 2017	Sheet	1 of 11

i.MX6UL-SOM EVK Block Diagram



SOM PWR TREE

WALL Adapter: 5V/3A

OVP

VSYS

LDO
TLV71333PDBVR
3.3V/100mA Iq = 4uA

PFUZE3000 PMIC		
V33	2.85V-3.3V / 350mA	
SW1A	0.7V-1.425V 1.8V/3.3V / 1A	
SW1B	0.7V-1.475V / 1.75A	
SW2	(1.5V-1.85V) (2.5V-3.3V) / 1.25A	
SW3	0.9V-1.65V / 1.5A	
VLDO3(VREFDDR)	1.8V-3.3V / 100mA	
VLDO4	1.8V-3.3V / 350mA	
VSBST	5V-5.15V / 600mA	
VLDO1	1.8V-3.3V / 100mA	
VLDO2	0.8V-1.55V / 250mA	
VCC_SD	(1.8V-1.85V)/(2.85V-3.3V) / 100mA	

Breakout board
2.8V/300mA

Breakout board
LOAD SW

QSPI
Micron N25Q256

VDD_SNVS_IN

VDD_HIGH_IN

DCDC_3V3

VDD_ARM_SOC_IN

DRAM_1V35

VDDA_ADC_3P3

NVCC_SD (3.3V)

1.8V for CSI;
1.8V/3.3V for SIM
NVCC_CSI (1.8V/3.3V)

USB_OTG_VBUS

USB_HOST_VBUS

DCDC_3V3

NVCC_NAND

VPERI_3V3

VDD_SNVS_IN
276uA

VDD_HIGH_IN
125mA

VDD_SOC_IN
900mA

NVCC_DRAM
50mA

NVCC_NAND

VDDA_ADC_3P3

NVCC_SD

NVCC_CSI

USB_OTG1_VBUS
50mA

USB_OTG2_VBUS

LvDDR3
MT41K256M16TW-107:P


eMMC 4GB
EMMC04G-M627

1DX MODULE
LBEE5KL1DX-883

i.MX6UL CPU

SOM

SDIO interface mapping.



WIFI interface mapping.




UART interface mapping.




Bluetooth control interface mapping.




LPO_IN <-> WB_LO_IN




i.MX6UL PWR




DDR3/LvDDR3




Note:
CLK termination: Place R54 close to U2.

**DDR3 VREF**

Note: 1K/1.5K are OK





DRAM Test Points





Note:
Test points for signal integrity measurement










eMMC Storage <4.51>



MX6UL PERI






Camera/EVMSIM



TP18	JTAG nTRST
TP19	JTAG TDI
TP20	JTAG TMS
TP21	JTAG TCK
TP22	JTAG TDO
TP26	POR B




NP



TP for SOM MFG

SOM 80x2



BMOD TP for MFG TOOL

