

# High Efficiency Buck-Boost Regulator with 4.2A Switches

## ISL91108

The ISL91108 is a highly-integrated buck-boost switching regulator that accepts input voltages either above or below the regulated output voltage. Unlike other buck-boost regulators, this regulator automatically transitions between operating modes without significant output disturbance.

This device is capable of delivering up to 2.7A output current ( $P_{VIN} = 3V$ ,  $V_{OUT} = 3.3V$ ), and provides excellent efficiency due to its fully synchronous 4-switch architecture. No-load quiescent current of only  $27.5\mu A$  also optimizes efficiency under light-load conditions. Forced PWM and/or synchronization to an external clock may also be selected for noise sensitive applications.

The ISL91108 is designed for standalone applications and supports a 3.3V fixed output voltage or variable output voltages with an external resistor divider. Output voltages as low as 1V or as high as 5.2V are supported using an external resistor divider.

The ISL91108 requires only a single inductor and very few external components. Power supply solution size is minimized by a 2.34mm x 1.72mm WLCSP and a 2.6MHz switching frequency, which further reduces the size of external components.

## Related Literature

- See "ISL91108IINZ/IIA-EVZ Evaluation Board User Guide"

## Features

- Accepts input voltages above or below regulated output voltage
- Automatic and seamless transitions between buck and boost modes
- Input voltage range: 1.8V to 5.5V
- Output current: up to 1.5A ( $P_{VIN} = 3V$ ,  $V_{OUT} = 3.3V$ )
- Burst current: up to 2.7A ( $P_{VIN} = 3V$ ,  $V_{OUT} = 3.3V$ ,  $t_{ON} < 600\mu s$ ,  $t = 4.6ms$ )
- High efficiency: up to 95%
- $27.5\mu A$  quiescent current maximizes light load efficiency
- 2.6MHz switching frequency minimizes external component size
- Selectable forced PWM mode and external synchronization
- Fully protected for short-circuit, over-temperature, and undervoltage
- Small 2.34mm x 1.72mm WLCSP

## Applications

- Smartphones and tablets
- Wireless communication devices
- 2G/3G/4G power amplifiers




FIGURE 1. TYPICAL FIXED OUTPUT APPLICATION






FIGURE 2. ISL91108IINZ EFFICIENCY vs OUTPUT CURRENT

## Block Diagram



## Pin Configuration

ISL91108  
20 BUMP WLCSP  
TOP VIEW



## Pin Descriptions

PIN #	PIN NAMES	DESCRIPTION
A5, B5, C5	VOUT	Buck-boost output. Connect 2x 22 $\mu$ F capacitor to PGND.
A4, B4, C4	LX2	Inductor connection, output side.
A3, B3, C3	PGND	Power ground for high switching current.
A2, B2, C2	LX1	Inductor connection, input side.
A1, B1, C1	PVIN	Power input. Range: 1.8V to 5.5V. Connect 2x 10 $\mu$ F capacitor to PGND.
D1	VIN	Supply input. Range: 1.8V to 5.5V.
D2	EN	Logic input, drive HIGH to enable device.
D3	MODE/SYNC	Logic input, HIGH for auto PFM mode. LOW for forced PWM operation. Also, this pin can be used with an external clock sync input. Range: 2.75MHz to 3.25MHz.
D4	GND	Analog ground pin.
D5	FB	Voltage feedback pin.

## Ordering Information

PART NUMBER (Notes 1, 2, 3)	PART MARKING	VOUT (V)	TEMP RANGE (°C)	PACKAGE	PKG. DWG. #
ISL91108IINZ-T	GAZA	3.3	-40 to +85	20 Bump WLCSP	W4x5.20F
ISL91108IINZ-T7A	GAZA	3.3	-40 to +85	20 Bump WLCSP	W4x5.20F
ISL91108IIAZ-T	GAXA	ADJ.	-40 to +85	20 Bump WLCSP	W4x5.20F
ISL91108IIAZ-T7A	GAXA	ADJ.	-40 to +85	20 Bump WLCSP	W4x5.20F
ISL91108IIN-EVZ	Evaluation Board for ISL91108IINZ				
ISL91108IIA-EVZ	Evaluation Board for ISL91108IIAZ				

NOTES:

1. Please refer to [TB347](#) for details on reel specifications.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see device information page for [ISL91108](#). For more information on MSL please see techbrief [TB363](#).

**Absolute Maximum Ratings**

PVIN, VIN	-0.3V to 6.5V
LX1, LX2 (Note 6)	-0.3V to 6.5V
FB (ISL91108IIAZ)	-0.3V to 2.7V
FB (ISL91108IINZ)	-0.3V to 6.5V
GND, PGND	-0.3V to 0.3V
All Other Pins	-0.3V to 6.5V
ESD Rating	
Human Body Model (Tested per JEDEC22-A114E)	2.5kV
Machine Model (Tested per JEDEC22-A115-A)	200V
Charged Device Model	2kV
Latch Up (Tested per JEDEC-78B; Class 2, Level A)	100mA

**Thermal Information**

Thermal Resistance (Typical)	$\theta_{JA}$ (°C/W)	$\theta_{JC}$ (°C/W)
2.34x1.72 WLCSP (Notes 4, 5)	66	1.0
Maximum Junction Temperature		+125°C
Storage Temperature Range		-65°C to +150°C
Pb-Free Reflow Profile		see link below <a href="http://www.intersil.com/pbfree/Pb-FreeReflow.asp">http://www.intersil.com/pbfree/Pb-FreeReflow.asp</a>

**Recommended Operating Conditions**

Temperature Range	-40°C to +85°C
Supply Voltage (VIN) Range	1.8V to 5.5V
Load Current ( $I_{OUT}$ ) Range (DC)	0A to 1.5A
Maximum Burst Current ( $t_{ON} < 600\mu s$ , $T = 4.6ms$ )	2.7A

**CAUTION:** Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

**NOTES:**

4.  $\theta_{JA}$  is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief [TB379](#)
5. For  $\theta_{JC}$ , the "case temp" location is the center of the exposed metal pad on the package underside.
6. LX1 and LX2 pins can withstand switching transients of -1.5V for 100ns, and 7V for 20ms.

**Analog Specifications** VIN = PVIN = EN = 3.6V, VOUT = 3.3V, L1 = 1 $\mu$ H, C1 = 2x 10 $\mu$ F, C2 = 2x 22 $\mu$ F, TA = +25°C. **Boldface** limits apply over the recommended operating temperature range, -40°C to +85°C and input voltage ranges.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 7)	TYP	MAX (Note 7)	UNITS
<b>POWER SUPPLY</b>						
VIN	Input Voltage Range		<b>1.8</b>		<b>5.5</b>	V
V <sub>UVLO</sub>	VIN Undervoltage Lockout Threshold	Rising		1.725	<b>1.775</b>	V
		Falling	<b>1.550</b>	1.650		V
I <sub>VIN</sub>	VIN Supply Current	PFM mode, no external load on VOUT (Note 8)		27.5	<b>60</b>	$\mu$ A
I <sub>SD</sub>	VIN Supply Current, Shutdown	EN = GND		0.4	<b>1.0</b>	$\mu$ A
<b>OUTPUT VOLTAGE REGULATION</b>						
VOUT	Output Voltage Range	ISL91108IIAZ, I <sub>OUT</sub> = 100mA	<b>1.00</b>		<b>5.20</b>	V
	Output Voltage Accuracy	I <sub>OUT</sub> = 0mA, PWM mode	<b>-2</b>		<b>+2</b>	%
		I <sub>OUT</sub> = 1mA, PFM mode	<b>-3</b>		<b>+4</b>	%
V <sub>FB</sub>	FB Pin Voltage Regulation	For adjustable output version (ISL91108IIAZ)	<b>0.788</b>	0.80	<b>0.812</b>	V
I <sub>FB</sub>	FB Pin Bias Current	For adjustable output version (ISL91108IIAZ)			<b>0.2</b>	$\mu$ A
$\Delta V_{OUT} / \Delta V_{IN}$	Line Regulation, PWM Mode	I <sub>OUT</sub> = 500mA, MODE = GND, VIN step from 2.3V to 5.5V		$\pm 0.005$		mV/mV
$\Delta V_{OUT} / \Delta I_{OUT}$	Load Regulation, PWM Mode	VIN = 3.7V, MODE = GND, I <sub>OUT</sub> step from 0mA to 500mA		$\pm 0.005$		mV/mA
$\Delta V_{OUT} / \Delta V_{IN}$	Line Regulation, PFM Mode	I <sub>OUT</sub> = 100mA, MODE = VIN, VIN step from 2.3V to 5.5V		$\pm 12.5$		mV/V
$\Delta V_{OUT} / \Delta I_{OUT}$	Load Regulation, PFM Mode	VIN = 3.7V, MODE = VIN, I <sub>OUT</sub> step from 0mA to 100mA		$\pm 0.4$		mV/mA
V <sub>CLAMP</sub>	Output Voltage Clamp	Rising	<b>5.25</b>		<b>5.95</b>	V
	Output Voltage Clamp Hysteresis			400		mV

# ISL91108

**Analog Specifications** VIN = PVIN = EN = 3.6V, VOUT = 3.3V, L1 = 1 $\mu$ H, C1 = 2x 10 $\mu$ F, C2 = 2x 22 $\mu$ F, TA = +25 °C. **Boldface** limits apply over the recommended operating temperature range, -40 °C to +85 °C and Input voltage ranges. (Continued)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 7)	TYP	MAX (Note 7)	UNITS
<b>DC/DC SWITCHING SPECIFICATIONS</b>						
f <sub>SW</sub>	Oscillator Frequency	VIN = 3.6V	<b>2.4</b>	2.6	<b>2.9</b>	MHz
t <sub>TONMIN</sub>	Minimum On Time			80		ns
I <sub>PFETLEAK</sub>	LX1 Pin Leakage Current		<b>-0.5</b>		<b>+0.5</b>	$\mu$ A
I <sub>NFETLEAK</sub>	LX2 Pin Leakage Current		<b>-0.5</b>		<b>+0.5</b>	$\mu$ A
<b>SOFT-START and SOFT DISCHARGE</b>						
t <sub>SS</sub>	Soft-start Time	Time from when EN signal asserts to when output voltage ramp starts.		1		ms
		Time from when output voltage ramp starts to when output voltage reaches 95% of its nominal value with device operating in buck mode. VIN = 4V, I <sub>OUT</sub> = 200mA		1		ms
		Time from when output voltage ramp starts to when output voltage reaches 95% of its nominal value with device operating in boost mode. VIN = 2V, I <sub>OUT</sub> = 200mA		2		ms
R <sub>DISCHG</sub>	VOUT Soft-Discharge ON-Resistance	EN < V <sub>IL</sub>		110		$\Omega$
<b>POWER MOSFET</b>						
R <sub>DSON_P</sub>	P-Channel MOSFET ON-Resistance	I <sub>OUT</sub> = 200mA		90		$m\Omega$
R <sub>DSON_N</sub>	N-Channel MOSFET ON-Resistance	I <sub>OUT</sub> = 200mA		75		$m\Omega$
I <sub>PK_LMT</sub>	P-Channel MOSFET Peak Current Limit		<b>3.7</b>	4.2	<b>4.7</b>	A
<b>PFM/PWM TRANSITION</b>						
	Load Current Threshold, PFM to PWM			200		mA
	Load Current Threshold, PWM to PFM			75		mA
	External Synchronization Frequency Range	$\pm 2\%$	<b>2.75</b>		<b>3.25</b>	MHz
	Thermal Shutdown			150		°C
	Thermal Shutdown Hysteresis			35		°C
<b>LOGIC INPUTS</b>						
I <sub>LEAK</sub>	Input Leakage			0.03	<b>0.5</b>	$\mu$ A
V <sub>IH</sub>	Input HIGH Voltage		<b>1.4</b>			V
V <sub>IL</sub>	Input LOW Voltage				<b>0.4</b>	V

**NOTES:**

- Parameters with MIN and/or MAX limits are 100% tested at +25 °C, unless otherwise specified. Temperature limits established by characterization and are not production tested.
- Quiescent current measurements are taken when the output is not switching.

## Functional Description

### Functional Overview

Refer to the “Block Diagram” on page 2. The ISL91108 implements a complete buck-boost switching regulator, with PWM controller, internal switches, references, protection circuitry, and control inputs.

The PWM controller automatically switches between buck and boost modes as necessary to maintain a steady output voltage with changing input voltages and dynamic external loads.

### Internal Supply and References

Referring to the “Block Diagram” on page 2, the ISL91108 provides two power input pins. The PVIN pin supplies input power to the DC/DC converter, while the VIN pin provides operating voltage source required for stable  $V_{REF}$  generation. Separate ground pins (GND and PGND) are provided to avoid problems caused by ground shift due to the high switching currents.

### Enable Input

A master enable pin EN allows the device to be enabled. Driving EN LOW invokes a power-down mode, where most internal device functions, including input and output power good detection, are disabled.

### Soft Discharge

When the device is disabled by driving EN LOW, an internal resistor between VOUT and GND is activated. This internal resistor has a typical resistance of  $110\Omega$ .

### POR Sequence and Soft-start

Bringing the EN pin HIGH allows the device to power-up. A number of events occur during the start-up sequence. The internal voltage reference powers up and stabilizes. The device then starts operating. There is a 1ms (typical) delay between assertion of the EN pin and the start of switching regulator soft-start ramp.

The soft-start feature minimizes output voltage overshoot and input inrush currents. During soft-start, the reference voltage is ramped to provide a ramping VOUT voltage. While output voltage is lower than approximately 20% of the target output voltage, switching frequency is reduced to a fraction of the normal switching frequency to aid in producing low duty cycles necessary to avoid input inrush current spikes. Once the output voltage exceeds 20% of the target voltage, switching frequency is increased to its nominal value.

When the target output voltage is higher than the input voltage, there will be a transition from buck mode to boost mode during the soft-start sequence. At the time of this transition, the ramp rate of the reference voltage is decreased, such that the output voltage slew rate is decreased. This provides a slower output voltage slew rate.

The VOUT ramp time is not constant for all operating conditions. Soft-start into boost mode will take longer than soft-start into buck mode. The total soft-start time into buck operating mode is typically 2ms, whereas the typical soft-start time into boost mode operating mode is typically 3ms. Increasing the load current will increase these typical soft-start times.

### Short Circuit Protection

The ISL91108 provides short-circuit protection by monitoring the FB voltage. When FB voltage is sensed to be lower than a certain threshold, the PWM oscillator frequency is reduced in order to protect the device from damage. The P-Channel MOSFET peak current limit remains active during this state.

### Undervoltage Lockout

The undervoltage lockout (UVLO) feature prevents abnormal operation in the event that the supply voltage is too low to guarantee proper operation. When the VIN voltage falls below the UVLO threshold, the regulator is disabled.

### Thermal Shutdown

A built-in thermal protection feature protects the ISL91108, if the die temperature reaches  $+150^\circ\text{C}$  (typical). At this die temperature, the regulator is completely shut down. The die temperature continues to be monitored in this thermal-shutdown mode. When the die temperature falls to  $+115^\circ\text{C}$  (typical), the device will resume normal operation.

When exiting thermal shutdown, the ISL91108 will execute its soft-start sequence.

### External Synchronization

An external sync feature is provided. Applying a clock signal with a frequency between 2.75MHz and 3.25MHz at the MODE input forces the ISL91108 to synchronize to this external clock. The MODE input supports standard logic levels.

### Buck-Boost Conversion Topology

The ISL91108 operates in either buck or boost mode. When operating in conditions where VIN is close to VOUT, the ISL91108 alternates between buck and boost mode as necessary to provide a regulated output voltage.




FIGURE 3. BUCK-BOOST TOPOLOGY

Figure 3 shows a simplified diagram of the internal switches and external inductor.

### PWM Operation

In buck PWM mode, Switch D is continuously closed and Switch C is continuously open. Switches A and B operate as a synchronous buck converter when in this mode.

In boost PWM mode, Switch A remains closed and Switch B remains open. Switches C and D operate as a synchronous boost converter when in this mode.

## PFM Operation

During PFM operation in buck mode, Switch D is continuously closed and Switch C is continuously open. Switches A and B operate in discontinuous mode during PFM operation. During PFM operation in boost mode, the ISL91108 closes Switch A and Switch C to ramp up the current in the inductor. When inductor current reaches a certain threshold, the device turns OFF Switches A and C, then turns ON Switches B and D. With Switches B and D closed, output voltage increases as the inductor current ramps down.

In most operating conditions, there will be multiple PFM pulses to charge up the output capacitor. These pulses continue until VOUT has achieved the upper threshold of the PFM hysteretic controller. Switching then stops, and remains stopped until VOUT decays to the lower threshold of the hysteretic PFM controller.

## Operation With VIN Close to VOUT

When the output voltage is close to the input voltage, the ISL91108 will rapidly and smoothly switch from boost to buck mode as needed to maintain the regulated output voltage. This behavior provides excellent efficiency and very low output voltage ripple.

## Output Voltage Programming

The ISL91108 is available in fixed and adjustable output voltage versions. To use the fixed output version (ISL91108IINZ), the VOUT pin must be connected directly to FB.

In the adjustable output voltage version (ISL91108IIAZ), an external resistor divider is required to program the output voltage. The FB pin has very low input leakage current, so it is possible to use large value resistors (e.g., R1 = 187kΩ and R2 = 60kΩ) in the resistor divider connected to the FB input.

## Applications Information

### Component Selection

The fixed-output version of the ISL91108 requires only three external power components to implement the buck boost converter: an inductor, an input capacitor, and an output capacitor.

The adjustable ISL91108 versions require three additional components to program the output voltage. Two external resistors program the output voltage, and a small capacitor is added to improve stability and response.

An optional input supply filtering capacitor ("C4" in Figure 4) can be used to reduce the supply noise on the VIN pin, which provides power to the internal reference. In most applications, this capacitor is not needed.




FIGURE 4. TYPICAL ISL91108IIAZ APPLICATION

## Output Voltage Programming, Adjustable Version

Setting and controlling the output voltage of the ISL91108IINZ (adjustable output version) can be accomplished by selecting the external resistor values.

Equation 1 can be used to derive the R1 and R2 resistor values:

$$V_{OUT} = 0.8V \cdot \left(1 + \frac{R1}{R2}\right) \quad (EQ. 1)$$

When designing a PCB, include a GND guard band around the FB resistor network to reduce noise and improve accuracy and stability. Resistors R1 and R2 should be positioned close to the FB pin.

## Feed-Forward Capacitor Selection

A small capacitor (C4 in Figure 4) in parallel with resistor R1 is required to provide the specified load and line regulation. The suggested value of this capacitor is 27pF for R1 = 187kΩ. An NPO type capacitor is recommended.

## Non-Adjustable Version FB Pin Connection

The fixed output versions of the ISL91108 does not require external resistors or a capacitor on the FB pin. Simply connect VOUT to FB, as shown in Figure 5.




FIGURE 5. TYPICAL ISL91108IINZ APPLICATION

## Inductor Selection

An inductor with high frequency core material (e.g., ferrite core) should be used to minimize core losses and provide good efficiency. The inductor must be able to handle the peak switching currents without saturating.

A 1 $\mu$ H inductor with  $\geq 4.0$ A saturation current rating is recommended. Select an inductor with low DCR to provide good efficiency. In applications where radiated noise must be minimized, a toroidal or shielded inductor can be used.

**TABLE 1. INDUCTOR VENDOR INFORMATION**

MANUFACTURER	SERIES	DIMENSION (mm)	WEBSITE
Toko	1277AS-H-1R0M	3.2x2.5x1.2	<a href="http://www.toko.com">www.toko.com</a>
	FDSD0312-H-1R0M	3.2x3.0x1.2	
Coilcraft	XFL4020-102ME	4.0x4.0x2.1	<a href="http://www.coilcraft.com">www.coilcraft.com</a>

## PVIN and VOUT Capacitor Selection

The input and output capacitors should be ceramic X5R type with low ESL and ESR. The recommended input capacitor value is 2x 10 $\mu$ F. The recommended VOUT capacitor value is 2x 22 $\mu$ F.

**TABLE 2. CAPACITOR VENDOR INFORMATION**

MANUFACTURER	SERIES	WEBSITE
AVX	X5R	<a href="http://www.avx.com">www.avx.com</a>
Murata	X5R	<a href="http://www.murata.com">www.murata.com</a>
Taiyo Yuden	X5R	<a href="http://www.t-yuden.com">www.t-yuden.com</a>
TDK	X5R	<a href="http://www.tdk.com">www.tdk.com</a>

## Recommended PCB Layout

Correct PCB layout is critical for proper operation of the ISL91108. The input and output capacitors should be positioned as closely to the IC as possible. The ground connections of the input and output capacitors should be kept as short as possible and should be on the component layer to avoid problems that are caused by high switching currents flowing through PCB vias.

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

DATE	REVISION	CHANGE
November 6, 2013	FN8448.0	Initial Release

## About Intersil

Intersil Corporation is a leader in the design and manufacture of high-performance analog, mixed-signal and power management semiconductors. The company's products address some of the largest markets within the industrial and infrastructure, personal computing and high-end consumer markets. For more information about Intersil, visit our website at [www.intersil.com](http://www.intersil.com).

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at [www.intersil.com](http://www.intersil.com). You may report errors or suggestions for improving this datasheet by visiting [www.intersil.com/en/support/ask-an-expert.html](http://www.intersil.com/en/support/ask-an-expert.html). Reliability reports are also available from our website at <http://www.intersil.com/en/support/qualandreliability.html#reliability>

For additional products, see [www.intersil.com/en/products.html](http://www.intersil.com/en/products.html)

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at [www.intersil.com/en/support/qualandreliability.html](http://www.intersil.com/en/support/qualandreliability.html)

*Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*





For information regarding Intersil Corporation and its products, see [www.intersil.com](http://www.intersil.com)

# Package Outline Drawing

**W4x5.20F**

20 BALL WAFER LEVEL CHIP SCALE PACKAGE (WLCSP 0.4mm PITCH)

Rev 0, 5/13



## NOTES:

1. Dimensions and tolerance per ASME Y 14.5M - 1994.
2. Dimension is measured at the maximum bump diameter parallel to primary datum  $\overline{Z}$ .
3. Primary datum  $\overline{Z}$  and seating plane are defined by the spherical crowns of the bump.
4. Bump position designation per JESD 95-1, SPP-010.
5. There shall be a minimum clearance of 0.10mm between the edge of the bump and the body edge.