

Description

The 9ZXL0631E / 9ZXL0651E are second-generation, enhanced-performance DB800ZL derivatives. The parts are pin-compatible upgrades to the 9ZXL0631A and 9ZXL0651A, while offering a much improved phase jitter performance. A fixed external feedback maintains low drift for critical QPI/UPI applications.

PCIe Clocking Architectures Supported

- Common Clocked (CC)
- Independent Reference (IR) with and without spread spectrum

Typical Applications

- Servers
- Storage
- JBOD
- Networking

Output Features

- 6 Low-power HCSL (LP-HCSL) output pairs (0631E)
- 6 Low-power HCSL (LP-HCSL) output pairs with 85Ω Z_{out} (0651E)


Features

- LP-HCSL outputs; eliminate 12 resistors, save 20mm^2 of area (0631E)
- LP-HCSL outputs with 85Ω Z_{out} ; eliminate 24 resistors, save 48mm^2 of area (0651E)
- 6 OE# pins; hardware control of each output
- Selectable PLL BW; minimizes jitter peaking in cascaded PLL topologies
- Hardware/SMBus control of PLL bandwidth and bypass; change mode without power cycle
- Spread spectrum compatible; tracks spreading input clock for EMI reduction
- 100MHz PLL Mode; UPI support
- $5 \times 5 \text{ mm}$ 40-QFN package; small board footprint

Key Specifications

- Cycle-to-cycle jitter $< 50\text{ps}$
- Output-to-output skew $< 50 \text{ ps}$
- Input-to-output delay: fixed at 0ps
- Input-to-output delay variation $< 50\text{ps}$
- Phase jitter: PCIe Gen4 $< 0.5\text{ps rms}$
- Phase jitter: QPI/UPI $\geq 9.6\text{GB/s} < 0.2\text{ps rms}$
- Phase jitter: IF-UPI $< 1.0\text{ps rms}$


Block Diagram



Contents

Description	1
PCIe Clocking Architectures Supported	1
Typical Applications	1
Output Features	1
Features	1
Key Specifications	1
Block Diagram	1
Pin Assignments	3
Power Management	3
PLL Operating Mode	3
SMBus Addressing	3
Power Connections	3
PLL Operating Mode Readback	3
Pin Descriptions	4
Absolute Maximum Ratings	5
Electrical Characteristics	6
Clock Periods	12
Test Loads	13
Alternate Terminations	13
General SMBus Serial Interface Information	14
How to Write	14
How to Read	14
Package Outline Drawings	17
Marking Diagrams	18
Ordering Information	18
Revision History	18

Pin Assignments



40-QFN, 5 x 5 mm, 0.4mm pitch

[^] prefix indicates internal pull-up resistor

^v prefix indicates Internal pull-down resistor

Power Management

CKPWRGD_PD#	DIF_IN	SMBus EN bit	OE[x]#	DIF[x]	PLL State (if not in Bypass Mode)
0	X	X	X	Low/Low	OFF
1	Running	0	0	Low/Low	ON
		0	1	Low/Low	ON
		1	0	Running	ON
		1	1	Low/Low	ON

PLL Operating Mode

HIBW_BYPM_LOBW#	Mode
Low	PLL Low BW
Mid	Bypass
High	PLL High BW

Note: PLL is OFF in Bypass Mode.

SMBus Addressing

Address	+ Read/Write Bit
1101100	X

Power Connections

Pin Number			Description
	V _{DD}	GND	
1		41	Analog PLL
5		4	Analog input
12,16,20,21,25,29,31,35,39		41	DIF clocks

PLL Operating Mode Readback

HIBW_BYPM_LOBW#	Byte 0, bit 7	Byte 0, bit 6
Low (Low BW)	0	0
Mid (Bypass)	0	1
High (High BW)	1	1

Pin Descriptions

Table 1. Pin Descriptions

Number	Name	Type	Description
1	VDDA	Power	Power supply for PLL core.
2	^HIBW_BYPM_LOBW#	Latched In	Tri-level input to select High BW, Bypass or Low BW Mode. Has an internal 120kΩ pull-up resistor. See <i>PLL Operating Mode</i> table for details.
3	^CKPWRGD_PD#	Input	Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal 120kΩ pull-up resistor.
4	GND	GND	Ground pin.
5	VDDR	Power	Power supply for differential input clock (receiver). This V _{DD} should be treated as an analog power rail and filtered appropriately. Nominally 3.3V.
6	DIF_IN	Input	HCSL true input.
7	DIF_IN#	Input	HCSL complementary input.
8	SMBDAT	I/O	Data pin of SMBUS circuitry.
9	SMBCLK	Input	Clock pin of SMBUS circuitry.
10	FBOUT_NC#	Output	Complementary half of differential feedback output. This pin should NOT be connected to anything outside the chip. It exists to provide delay path matching to get 0 propagation delay.
11	FBOUT_NC	Output	True half of differential feedback output. This pin should NOT be connected to anything outside the chip. It exists to provide delay path matching to get 0 propagation delay.
12	VDD	Power	Power supply, nominally 3.3V.
13	vOE0#	Input	Active low input for enabling output 0. This pin has an internal 120kΩ pull-down. 1 = disable outputs, 0 = enable outputs.
14	DIF0	Output	Differential true clock output.
15	DIF0#	Output	Differential complementary clock output.
16	VDD	Power	Power supply, nominally 3.3V.
17	DIF1	Output	Differential true clock output.
18	DIF1#	Output	Differential complementary clock output.
19	vOE1#	Input	Active low input for enabling output 1. This pin has an internal 120kΩ pull-down. 1 = disable outputs, 0 = enable outputs.
20	VDD	Power	Power supply, nominally 3.3V.
21	VDD	Power	Power supply, nominally 3.3V.
22	vOE2#	Input	Active low input for enabling output 2. This pin has an internal 120kΩ pull-down. 1 = disable outputs, 0 = enable outputs.
23	DIF2	Output	Differential true clock output.
24	DIF2#	Output	Differential complementary clock output.
25	VDD	Power	Power supply, nominally 3.3V.
26	DIF3	Output	Differential true clock output.
27	DIF3#	Output	Differential complementary clock output.

Table 1. Pin Descriptions (Cont.)

Number	Name	Type	Description
28	vOE3#	Input	Active low input for enabling output 3. This pin has an internal 120kΩ pull-down. 1 = disable outputs, 0 = enable outputs.
29	VDD	Power	Power supply, nominally 3.3V.
30	NC	—	No connection.
31	VDD	Power	Power supply, nominally 3.3V.
32	vOE4#	Input	Active low input for enabling output 4. This pin has an internal 120kΩ pull-down. 1 = disable outputs, 0 = enable outputs.
33	DIF4	Output	Differential true clock output.
34	DIF4#	Output	Differential complementary clock output.
35	VDD	Power	Power supply, nominally 3.3V.
36	DIF5	Output	Differential true clock output.
37	DIF5#	Output	Differential complementary clock output.
38	vOE5#	Input	Active low input for enabling output 5. This pin has an internal 120kΩ pull-down. 1 = disable outputs, 0 = enable outputs.
39	VDD	Power	Power supply, nominally 3.3V.
40	NC	—	No connection.
41	EPAD	GND	Ground pad.

Absolute Maximum Ratings

The absolute maximum ratings are stress ratings only. Stresses greater than those listed below can cause permanent damage to the device. Functional operation of the 9ZXL0631E / 9ZXL0651E at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 2. Absolute Maximum Ratings

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Supply Voltage	V_{DDX}				3.9	V	1,2
Input Low Voltage	V_{IL}		GND-0.5			V	1
Input High Voltage	V_{IH}	Except for SMBus interface.			$V_{DD}+0.5$	V	1,3
Input High Voltage	V_{IHSMB}	SMBus clock and data pins.			3.9	V	1
Storage Temperature	T_s		-65		150	°C	1
Junction Temperature	T_j				125	°C	1
Input ESD Protection	ESD prot	Human Body Model.	2500			V	1

¹ Guaranteed by design and characterization, not 100% tested in production.

² Operation under these conditions is neither implied nor guaranteed.

³ Not to exceed 3.9V.

Electrical Characteristics

$T_A = T_{AMB}$. Supply voltages per normal operation conditions; see Test Loads for loading conditions

Table 3. SMBus

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
SMBus Input Low Voltage	V_{ILSMB}				0.8	V	
SMBus Input High Voltage	V_{IHSM}		2.1		V_{DDSM}	V	
SMBus Output Low Voltage	V_{OLSMB}	At I_{PULLUP} .			0.4	V	
SMBus Sink Current	I_{PULLUP}	At V_{OL} .	4			mA	
Nominal Bus Voltage	V_{DDSM}		2.7		3.6	V	1
SCLK/SDATA Rise Time	t_{RSMB}	(Max $V_{IL} - 0.15V$) to (Min $V_{IH} + 0.15V$).			1000	ns	1
SCLK/SDATA Fall Time	t_{FSMB}	(Min $V_{IH} + 0.15V$) to (Max $V_{IL} - 0.15V$).			300	ns	1
SMBus Operating Frequency	f_{MAXSMB}	Maximum SMBus operating frequency.			400	kHz	5

¹ Guaranteed by design and characterization, not 100% tested in production.

² Control input must be monotonic from 20% to 80% of input swing.

³ Time from deassertion until outputs are > 200mV.

⁴ DIF_IN input.

⁵ The differential input clock must be running for the SMBus to be active.

Table 4. DIF_IN Clock Input Parameters

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Input Crossover Voltage – DIF_IN	V_{CROSS}	Cross over voltage.	150		900	mV	1
Input Swing – DIF_IN	V_{SWING}	Differential value.	300			mV	1
Input Slew Rate – DIF_IN	dv/dt	Measured differentially.	0.4		8	V/ns	1,2
Input Leakage Current	I_{IN}	$V_{IN} = V_{DD}$, $V_{IN} = GND$.	-5		5	μA	
Input Duty Cycle	d_{tin}	Measurement from differential waveform.	45		55	%	1
Input Jitter – Cycle to Cycle	J_{DIFin}	Differential measurement.	0		125	ps	1

¹ Guaranteed by design and characterization, not 100% tested in production.

² Slew rate measured through $\pm 75mV$ window centered around differential zero.

Table 5. Input/Supply/Common Parameters

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Supply Voltage	V_{DDX}	Supply voltage for core and analog.	3.135	3.3	3.465	V	
Ambient Operating Temperature	T_{AMB}	Industrial range (T_{IND}).	-40		85	°C	
Input High Voltage	V_{IH}	Single-ended inputs, except SMBus, tri-level inputs.	2		$V_{DD} + 0.3$	V	
Input Low Voltage	V_{IL}	Single-ended inputs, except SMBus, tri-level inputs.	GND - 0.3		0.8	V	

Table 5. Input/Supply/Common Parameters (Cont.)

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Input High Voltage	V_{IH}	Tri-level Inputs.	2.2		$V_{DD} + 0.3$	V	
Input Mid Voltage	V_{IL}	Tri-level Inputs.	1.2	$V_{DD}/2$	1.8	V	
Input Low Voltage	V_{IL}	Tri-level Inputs.	GND - 0.3		0.8	V	
Input Current	I_{IN}	Single-ended inputs, $V_{IN} = GND$, $V_{IN} = V_{DD}$.	-5		5	μA	
	I_{INP}	Single-ended inputs. $V_{IN} = 0$ V; inputs with internal pull-up resistors. $V_{IN} = V_{DD}$; inputs with internal pull-down resistors.	-50		50	μA	
Input Frequency	F_{ibyp}	$V_{DD} = 3.3$ V, Bypass Mode.	1		400	MHz	
	F_{ipll}	$V_{DD} = 3.3$ V, 100MHz PLL Mode.	98.5	100.00	102.5	MHz	
	F_{ipll}	$V_{DD} = 3.3$ V, 133.33MHz PLL Mode.	132	133.33	135	MHz	
Pin Inductance	L_{pin}				7	nH	1
Capacitance	C_{IN}	Logic inputs, except DIF_IN.	1.5		5	pF	1
	C_{INDIF_IN}	DIF_IN differential clock inputs.	1.5		2.7	pF	1,4
	C_{OUT}	Output pin capacitance.			6	pF	1
Clk Stabilization	T_{STAB}	From V_{DD} power-up and after input clock stabilization or de-assertion of PD# to 1st clock.		1	1.8	ms	1,2
Input SS Modulation Frequency PCIe	$f_{MODINPCIE}$	Allowable frequency for PCIe applications (Triangular modulation).	30		33	kHz	
OE# Latency	$t_{LATOE\#}$	DIF start after OE# assertion. DIF stop after OE# deassertion.	4	5	10	clocks	1,2,3
Tdrive_PD#	t_{DRVPD}	DIF output enable after PD# de-assertion.		49	300	μs	1,3
Tfall	t_F	Fall time of control inputs.			5	ns	2
Trise	t_R	Rise time of control inputs.			5	ns	2

¹ Guaranteed by design and characterization, not 100% tested in production.² Control input must be monotonic from 20% to 80% of input swing.³ Time from deassertion until outputs are > 200mV.⁴ DIF_IN input.

Table 6. Current Consumption

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Operating Supply Current	I_{DDA}	V_{DDA} , PLL Mode at 100MHz.		37	45	mA	1
Operating Supply Current	I_{DD}	All other V_{DD} pins at 100MHz.		41	50	mA	
Power Down Current	I_{DDAPD}	V_{DDA} , CKPWRGD_PD# = 0.		3	4	mA	1
Power Down Current	I_{DDPD}	All other V_{DD} pins, CKPWRGD_PD# = 0.		1	2	mA	

¹ Includes V_{DDR} if applicable.

Table 7. Skew and Differential Jitter Parameters

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
CLK_IN, DIF[x:0]	t_{SPO_PLL}	Input-to-output skew in PLL Mode at 100MHz, nominal temperature and voltage.	-100	-21.3	100	ps	1,2,4, 5,8
CLK_IN, DIF[x:0]	t_{PD_BYP}	Input-to-output skew in Bypass Mode at 100MHz, nominal temperature and voltage.	2.5	2.6	4.5	ns	1,2,3, 5,8
CLK_IN, DIF[x:0]	t_{DSPO_PLL}	Input-to-output skew variation in PLL Mode at 100MHz, across voltage and temperature.	-50	0	50	ps	1,2,3, 5,8
CLK_IN, DIF[x:0]	t_{DSPO_BYP}	Input-to-output skew variation in Bypass Mode at 100MHz, across voltage and temperature, $T_{AMB} = 0$ to 70°C .	-250		250	ps	1,2,3, 5,8
		Input-to-output skew variation in Bypass Mode at 100MHz, across voltage and temperature, $T_{AMB} = -40$ to 85°C .	-350		350	ps	1,2,3, 5,8
CLK_IN, DIF[x:0]	t_{DTE}	Random differential tracking error between two 9ZX devices in Hi BW Mode.		3	5	ps (rms)	1,2,3, 5,8
CLK_IN, DIF[x:0]	t_{DSSTE}	Random differential spread spectrum tracking error between two 9ZX devices in Hi BW Mode.		23	50	ps	1,2,3, 5,8
DIF[x:0]	t_{SKEW_ALL}	Output-to-output skew across all outputs, common to PLL and Bypass Mode, at 100MHz.			50	ps	1,2,3, 8
PLL Jitter Peaking	$j_{peak-hibw}$	$\text{LOBW\#_BYPASS_HIBW} = 1$.	0	1.3	2.5	dB	7,8
PLL Jitter Peaking	$j_{peak-lobw}$	$\text{LOBW\#_BYPASS_HIBW} = 0$.	0	1.3	2	dB	7,8
PLL Bandwidth	pll_{HIBW}	$\text{LOBW\#_BYPASS_HIBW} = 1$.	2	2.6	4	MHz	8,9
PLL Bandwidth	pll_{LOBW}	$\text{LOBW\#_BYPASS_HIBW} = 0$.	0.7	1.0	1.4	MHz	8,9
Duty Cycle	t_{DC}	Measured differentially, PLL Mode.	45	50.3	55	%	1
Duty Cycle Distortion	t_{DCD}	Measured differentially, Bypass Mode at 100MHz.	-1	0	1	%	1,10
Jitter, Cycle to Cycle	$t_{j\text{cyc-cyc}}$	PLL Mode.		14	50	ps	1,11
		Additive jitter in Bypass Mode.		0.1	5	ps	1,11

¹ Measured into fixed 2pF load cap. Input-to-output skew is measured at the first output edge following the corresponding input.

² Measured from differential cross-point to differential cross-point. This parameter can be tuned with external feedback path, if present.

³ All Bypass Mode input-to-output specs refer to the timing between an input edge and the specific output edge created by it.

⁴ This parameter is deterministic for a given device.

⁵ Measured with scope averaging on to find mean value.

⁶ “t” is the period of the input clock.

⁷ Measured as maximum pass band gain. At frequencies within the loop BW, highest point of magnification is called PLL jitter peaking.

⁸ Guaranteed by design and characterization, not 100% tested in production.

⁹ Measured at 3db down or half power point.

¹⁰ Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in Bypass Mode.

¹¹ Measured from differential waveform.

Table 8. HCSL/LP-HCSL Outputs

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Industry Limits	Units	Notes
Slew Rate	dV/dt	Scope averaging on.	2	2.9	4	1 – 4	V/ns	1,2,3
Slew Rate Matching	$\Delta dV/dt$	Single-ended measurement.		7.1	20	20	%	1,4,7
Maximum Voltage	Vmax	Measurement on single-ended signal using absolute value (scope averaging off).	660	792	850	1150	mV	7
			-150	-35	150	-300		7
Crossing Voltage (abs)	Vcross_abs	Scope averaging off.	250	372	550	250 – 550	mV	1,5,7
Crossing Voltage (var)	Δ -Vcross	Scope averaging off.		15	140	140	mV	1,6,7

¹ Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform.

³ Slew rate is measured through the Vswing voltage range centered around differential 0 V. This results in a ± 150 mV window around differential 0V.

⁴ Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a ± 75 mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

⁵ Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

⁶ The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ -Vcross to be smaller than Vcross absolute.

⁷ At default SMBus settings.

Table 9. Filtered Phase Jitter Parameters - PCIe Common Clocked (CC) Architectures

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Industry Limits	Units	Notes
Phase Jitter, PLL Mode	$t_{jphPCleG1-CC}$	PCIe Gen 1.		13.4	30	86	ps (p-p)	1,2,3
	$t_{jphPCleG2-CC}$	PCIe Gen 2 Low Band 10kHz < f < 1.5MHz (PLL BW of 5–16MHz or 8–16MHz, CDR = 5MHz).		0.2	0.7	3	ps (rms)	1,2
		PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz) (PLL BW of 5–16MHz or 8–16MHz, CDR = 5MHz).		1.0	1.5	3.1	ps (rms)	1,2
	$t_{jphPCleG3-CC}$	PCIe Gen 3 (PLL BW of 2–4MHz or 2–5MHz, CDR = 10MHz).		0.2	0.4	1	ps (rms)	1,2
	$t_{jphPCleG4-CC}$	PCIe Gen 4 (PLL BW of 2–4MHz or 2–5MHz, CDR = 10MHz).		0.2	0.4	0.5	ps (rms)	1,2

Table 9. Filtered Phase Jitter Parameters - PCIe Common Clocked (CC) Architectures (Cont.)

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Industry Limits	Units	Notes
Additive Phase Jitter, Bypass Mode	$t_{jphPCleG1-CC}$	PCIe Gen 1.		0.01	0.06	Not Applicable	ps (p-p)	1,2,3,4
	$t_{jphPCleG2-CC}$	PCIe Gen 2 Low Band 10kHz < f < 1.5MHz (PLL BW of 5–16MHz or 8–16MHz, CDR = 5MHz).		0.01	0.06		ps (rms)	1,2,3,4
		PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz) (PLL BW of 5–16MHz or 8–16MHz, CDR = 5MHz).		0.01	0.06		ps (rms)	1,2,3,4
	$t_{jphPCleG3-CC}$	PCIe Gen 3 (PLL BW of 2–4MHz or 2–5MHz, CDR = 10MHz).		0.01	0.06		ps (rms)	1,2,3,4
	$t_{jphPCleG4-CC}$	PCIe Gen 4 (PLL BW of 2–4MHz or 2–5MHz, CDR = 10MHz).		0.01	0.06		ps (rms)	1,2,3,4

Table 10. Filtered Phase Jitter Parameters - PCIe Independent Reference (IR) Architectures

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Industry Limits	Units	Notes
Phase Jitter, PLL Mode	$t_{jphPCleG2-SRIS}$	PCIe Gen 2 (PLL BW of 16MHz, CDR = 5MHz).		0.9	1.1	2	ps (rms)	1,2,5
	$t_{jphPCleG3-SRIS}$	PCIe Gen 3 (PLL BW of 2–4MHz or 2–5MHz, CDR = 10MHz).		0.6	0.65	0.7	ps (rms)	1,2,5
Additive Phase Jitter, Bypass Mode	$t_{jphPCleG2-SRIS}$	PCIe Gen 2 (PLL BW of 16MHz, CDR = 5MHz).		0.01	0.05	Not Applicable	ps (rms)	1,2,4,5
	$t_{jphPCleG3-SRIS}$	PCIe Gen 3 (PLL BW of 2–4MHz or 2–5MHz, CDR = 10MHz).		0.01	0.05		ps (rms)	1,2,4,5

Notes for PCIe Filtered Phase Jitter tables (CC) and (IR)

¹ Applies to all differential outputs, guaranteed by design and characterization.

² Calculated from Intel-supplied clock jitter tool, when driven by 9SQL495x or equivalent with spread on and off.

³ Sample size of at least 100K cycles. This figure extrapolates to 108ps pk-pk at 1M cycles for a BER of 1^{-12} .

⁴ For RMS values, additive jitter is calculated by solving for "b" [$b = \sqrt{c^2 - a^2}$], where "a" is rms input jitter and "c" is rms total jitter.

⁵ IR is the new name for Separate Reference Independent Spread (SRIS) and Separate Reference no Spread (SRNS) PCIe clock architectures. According to the PCIe Base Specification Rev 4.0 version 0.7 draft, the jitter transfer functions and corresponding jitter limits are not defined for the IR clock architecture. Widely accepted industry limits using widely accepted industry filters are used to populate this table. There are no accepted filters or limits for IR clock architectures at PCIe Gen1 or Gen4 data rates.

Table 11. Filtered Phase Jitter Parameters - QPI/UPI

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Industry Limits	Units	Notes
Phase Jitter, PLL Mode	t _{jphQPI_UPI}	QPI & UPI (100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI).		0.14	0.30	0.5	ps (rms)	1,2
		QPI & UPI (100MHz, 8.0Gb/s, 12UI).		0.07	0.13	0.3		1,2
		QPI & UPI (100MHz, \geq 9.6Gb/s, 12UI).		0.06	0.1	0.2		1,2
	t _{jphIF-UPI}	IF-UPI.		0.1 0.17	0.14 0.2	1		1,4,5
Additive Phase Jitter, Bypass Mode	t _{jphQPI_UPI}	QPI & UPI (100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI).		0.0	0.01	Not Applicable	ps (rms)	1,2,3
		QPI & UPI (100MHz, 8.0Gb/s, 12UI).		0.0	0.01			1,2,3
		QPI & UPI (100MHz, \geq 9.6Gb/s, 12UI).		0.0	0.01			1,2,3
	t _{jphIF-UPI}	IF-UPI.		0.06	0.07			1,4

¹ Applies to all differential outputs, guaranteed by design and characterization.

² Calculated from Intel-supplied clock jitter tool, when driven by 9SQL495x or equivalent with spread on and off.

³ For RMS values, additive jitter is calculated by solving for "b" [$b = \sqrt{c^2 - a^2}$], where "a" is rms input jitter and "c" is rms total jitter.

⁴ Calculated from phase noise analyzer when driven by Wenzel Associates source with Intel-specified brick-wall filter applied.

⁵ Top number is when the buffer is in Low BW mode, bottom number is when the buffer is in High BW mode.

Table 12. Unfiltered Phase Jitter Parameters - 12kHz to 20MHz

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Industry Limits	Units	Notes
Phase Jitter, PLL Mode	t _{jph12k-20MHz}	PLL High BW, SSC OFF, 100MHz.		171	225	Not Applicable	fs (rms)	1,2
Phase Jitter, PLL Mode	t _{jph12k-20MHz}	PLL Low BW, SSC OFF, 100MHz.		184	225		fs (rms)	1,2
Additive Phase Jitter, Bypass Mode	t _{jph12k-20MHz}	Bypass Mode, SSC OFF, 100MHz.		107	125		fs (rms)	1,2,3

¹ Applies to all outputs when driven by Wenzel clock source.

² 12kHz to 20MHz brick wall filter.

³ For RMS values, additive jitter is calculated by solving for "b" [$b = \sqrt{c^2 - a^2}$], where "a" is rms input jitter and "c" is rms total jitter.

Clock Periods

Table 13. Differential Outputs with Spread Spectrum Disabled

SSC OFF	Center Frequency MHz	Measurement Window							Units	Notes
		1 Clock	1µs	0.1s	0.1s	0.1s	1µs	1 Clock		
		-c2cjitter AbsPer Minimum	-SSC Short-Term Average Minimum	-ppm Long-Term Average Minimum	0 ppm Period Nominal	+ppm Long-Term Average Maximum	+SSC Short-Term Average Maximum	+c2cjitter AbsPer Maximum		
DIF	100.00	9.94900	—	9.99900	10.00000	10.00100	—	10.05100	ns	1,2,3,4

Table 14. Differential Outputs with Spread Spectrum Enabled

SSC OFF	Center Frequency MHz	Measurement Window							Units	Notes
		1 Clock	1µs	0.1s	0.1s	0.1s	1µs	1 Clock		
		-c2cjitter AbsPer Minimum	-SSC Short-Term Average Minimum	-ppm Long-Term Average Minimum	0 ppm Period Nominal	+ppm Long-Term Average Maximum	+SSC Short-Term Average Maximum	+c2cjitter AbsPer Maximum		
DIF	99.75	9.94906	9.99906	10.02406	10.02506	10.02607	10.05107	10.10107	ns	1,2,3,4

¹ Guaranteed by design and characterization, not 100% tested in production.

² All Long Term Accuracy specifications are guaranteed with the assumption that the input clock complies with CK420BQ accuracy requirements ($\pm 100\text{ppm}$). The buffer itself does not contribute to ppm error.

³ Driven by SRC output of main clock, 100MHz PLL Mode or Bypass Mode.

⁴ Driven by CPU output of main clock, 133MHz PLL Mode or Bypass Mode.

Test Loads

Low-Power HCSL Output Test Load
(standard PCIe source-terminated test load)




Table 15. Parameters for Low-Power HCSL Output Test Load

Device	Rs (Ω)	Zo (Ω)	L (inches)	CL (pF)
9ZXL063x	27	85	10	2
	33	100	10	2
9ZXL065x*	Internal	85	10	2
	7.5	100	10	2

* Contact factory for versions of this device with $Zo = 100\Omega$.

Alternate Terminations

The LP-HCSL output can easily drive other logic families. See ["AN-891 Driving LVPECL, LVDS, and CML Logic with IDT's "Universal" Low-Power HCSL Outputs"](#) for termination schemes for LVPECL, LVDS, CML and SSTL.

General SMBus Serial Interface Information

How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will **acknowledge**
- Controller (host) sends the beginning byte location = N
- IDT clock will **acknowledge**
- Controller (host) sends the byte count = X
- IDT clock will **acknowledge**
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will **acknowledge** each byte **one at a time**
- Controller (host) sends a stop bit

How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will **acknowledge**
- Controller (host) sends the beginning byte location = N
- IDT clock will **acknowledge**
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will **acknowledge**
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends **Byte 0 through Byte X (if X_(H) was written to Byte 8)**
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

Index Block Write Operation			
Controller (Host)		IDT (Slave/Receiver)	
T	starT bit		
Slave Address			
WR	WRite		
		ACK	
Beginning Byte = N		ACK	
		ACK	
Data Byte Count = X		ACK	
		ACK	
Beginning Byte N		ACK	
		0	
0		0	
0		0	
		0	
Byte N + X - 1		ACK	
	stoP bit		

Index Block Read Operation			
Controller (Host)		IDT (Slave/Receiver)	
T	starT bit		
Slave Address			
WR	WRite		
		ACK	
Beginning Byte = N		ACK	
		ACK	
RT	Repeat starT		
Slave Address			
RD	ReaD		
		ACK	
		ACK	
		Data Byte Count=X	
		ACK	
		Beginning Byte N	
		ACK	
		0	
		0	
		0	
		Byte N + X - 1	
N	Not acknowledge		
P	stoP bit		

SMBus Table: PLL Mode and Frequency Select Register

Byte 0	Pin #	Name	Control Function	Type	0	1	Default		
Bit 7	2	PLL Mode 1	PLL Operating Mode Rd back 1	R	See PLL Operating Mode Readback Table	Latch	Latch		
Bit 6	2	PLL Mode 0	PLL Operating Mode Rd back 0	R					
Bit 5	Reserved						0		
Bit 4	Reserved						0		
Bit 3	—	PLL_SW_EN	Enable S/W control of PLL BW	RW	HW Latch	SMBus Control	0		
Bit 2	—	PLL Mode 1	PLL Operating Mode 1	RW	See PLL Operating Mode Readback Table	1	1		
Bit 1	—	PLL Mode 0	PLL Operating Mode 1	RW					
Bit 0	Reserved						1		

Note: Setting bit 3 to '1' allows the user to override the latch value from pin 2 via use of bits 2 and 1. Use the values from the *PLL Operating Mode Readback* table. Note that bits 7 and 6 will keep the value originally latched on pin 5. If these bits are changed, a warm reset of the system must be completed.

SMBus Table: Output Disable Register

Byte 1	Pin #	Name	Control Function	Type	0	1	Default		
Bit 7	Reserved						0		
Bit 6	26/27	DIF3_En	Output Control - '0' overrides OE# pin	RW	Low/Low	OE# pin control	1		
Bit 5	23/24	DIF2_En	Output Control - '0' overrides OE# pin	RW			1		
Bit 4	Reserved						0		
Bit 3	Reserved						0		
Bit 2	17/18	DIF1_En	Output Control - '0' overrides OE# pin	RW	Low/Low	OE# pin control	1		
Bit 1	14/15	DIF0_En	Output Control - '0' overrides OE# pin	RW			1		
Bit 0	Reserved						0		

SMBus Table: Output Disable Register

Byte 2	Pin #	Name	Control Function	Type	0	1	Default
Bit 7	Reserved						0
Bit 6	Reserved						0
Bit 5	Reserved						0
Bit 4	Reserved						0
Bit 3	Reserved						0
Bit 2	36/37	DIF5_En	Output Control - '0' overrides OE# pin	RW	Low/Low	OE# pin control	1
Bit 1	33/34	DIF4_En	Output Control - '0' overrides OE# pin	RW			1
Bit 0	Reserved						0

SMBus Table: Reserved Register

Byte 3	Pin #	Name	Control Function	Type	0	1	Default
Bit 7			Reserved				0
Bit 6			Reserved				0
Bit 5			Reserved				0
Bit 4			Reserved				0
Bit 3			Reserved				0
Bit 2			Reserved				0
Bit 1			Reserved				0
Bit 0			Reserved				0

SMBus Table: Reserved Register

Byte 4	Pin #	Name	Control Function	Type	0	1	Default
Bit 7			Reserved				0
Bit 6			Reserved				0
Bit 5			Reserved				0
Bit 4			Reserved				0
Bit 3			Reserved				0
Bit 2			Reserved				0
Bit 1			Reserved				0
Bit 0			Reserved				0

SMBus Table: Vendor & Revision ID Register

Byte 5	Pin #	Name	Control Function	Type	0	1	Default
Bit 7	—	RID3	REVISION ID	R	E rev = 0100		0
Bit 6	—	RID2		R			1
Bit 5	—	RID1		R			0
Bit 4	—	RID0		R			0
Bit 3	—	VID3	VENDOR ID	R	—	—	0
Bit 2	—	VID2		R	—	—	0
Bit 1	—	VID1		R	—	—	0
Bit 0	—	VID0		R	—	—	1

SMBus Table: Device ID

Byte 6	Pin #	Name	Control Function	Type	0	1	Default
Bit 7	—	Device ID 7 (MSB)		R	0631 is E3 Hex 0651 is F3 Hex	0631 is E3 Hex 0651 is F3 Hex	1
Bit 6	—	Device ID 6		R			1
Bit 5	—	Device ID 5		R			1
Bit 4	—	Device ID 4		R			x
Bit 3	—	Device ID 3		R			x
Bit 2	—	Device ID 2		R			x
Bit 1	—	Device ID 1		R			x
Bit 0	—	Device ID 0		R			x

SMBus Table: Byte Count Register

Byte 7	Pin #	Name	Control Function	Type	0	1	Default
Bit 7			Reserved				0
Bit 6			Reserved				0
Bit 5			Reserved				0
Bit 4	—	BC4	Writing to this register configures how many bytes will be read back.	RW	Default value is 8 hex, so 9 bytes (0 to 8) will be read back by default.	Default value is 8 hex, so 9 bytes (0 to 8) will be read back by default.	0
Bit 3	—	BC3		RW			1
Bit 2	—	BC2		RW			0
Bit 1	—	BC1		RW			0
Bit 0	—	BC0		RW			0

SMBus Table: Reserved Register


Byte 8	Pin #	Name	Control Function	Type	0	1	Default
Bit 7			Reserved				0
Bit 6			Reserved				0
Bit 5			Reserved				0
Bit 4			Reserved				0
Bit 3			Reserved				0
Bit 2			Reserved				0
Bit 1			Reserved				0
Bit 0			Reserved				0

Package Outline Drawings

The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available.

www.idt.com/document/psc/ndndg40-package-outline-50-x-50-mm-bodyepad-350mm-sq-040-mm-pitch-qfn

Marking Diagrams



1. Line 2 is the truncated part number.
2. "YYWW" is the last digits of the year and week that the part was assembled.
3. "COO" denotes the country of origin.
4. "LOT" denotes sequential lot number.

Ordering Information

Orderable Part Number	Package	Carrier Type	Temperature
9ZXL0631EKILF	5 x 5 mm, 0.4mm pitch 40-QFN	Tray	-40° to +85°C
9ZXL0631EKILFT	5 x 5 mm, 0.4mm pitch 40-QFN	Reel	-40° to +85°C
9ZXL0651EKILF	5 x 5 mm, 0.4mm pitch 40-QFN	Tray	-40° to +85°C
9ZXL0651EKILFT	5 x 5 mm, 0.4mm pitch 40-QFN	Reel	-40° to +85°C

Revision History

Revision Date	Description of Change
April 12, 2018	Updated absolute maximum supply voltage rating and VIHSMB to 3.9V.
January 9, 2018	Fixed typos on VDD pin numbers in <i>Power Connections</i> table.
December 1, 2017	Removed "5V tolerant" reference in pins 8 and 9 descriptions.
September 29, 2017	Initial release.



Corporate Headquarters
6024 Silver Creek Valley Road
San Jose, CA 95138 USA
www.IDT.com

Sales
1-800-345-7015 or 408-284-8200
Fax: 408-284-2775
www.IDT.com/go/sales

Tech Support
www.IDT.com/go/support


DISCLAIMER Integrated Device Technology, Inc. (IDT) and its affiliated companies (herein referred to as "IDT") reserve the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.


Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary. Integrated Device Technology, Inc. All rights reserved.

REVISI0NS


REV	DESCRIPTION	DATE	APPROVED
00	INITIAL RELEASE	5/17/16	JH



TOP VIEW



BOTTOM VIEW



SIDE VIEW

SYMBOL	DIMENSION		
	MIN	NOM	MAX
b	0.15	0.20	0.25
D	5.00	BSC	
E	5.00	BSC	
D2	3.40	3.50	3.60
E2	3.40	3.50	3.60
L	0.30	0.40	0.50
e	0.40	BSC	
N	40		
ND	10 (note 3)		
NE	10 (note 3)		
A	0.80	0.90	1.00
A1	0.00	0.02	0.05
A3	0.2	REF	
k	0.35	REF	
aaa	0.10		
bbb	0.07		
ccc	0.10		
ddd	0.05		
eee	0.08		
fff	0.10		

NOTES:

1. ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
2. ALL DIMENSIONS ARE IN MILLIMETERS.
3. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.

TOLERANCES
UNLESS SPECIFIED
DECIMAL ANGULAR
X±.1 ±1°
XX±.05
XXX±.030

APPROVALS DATE
DRAWN *mr* 05/31/10
CHECKED


SIZE DRAWING No. REV
C PSC-4292-02 00



TITLE ND/NDG40 PACKAGE OUTLINE
5.0 x 5.0 mm BODY,EPAD 3.50mm SQ.
0.40 mm PITCH QFN

DO NOT SCALE DRAWING SHEET 1 OF 2

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED
00	INITIAL RELEASE	5/17/16	JH



RECOMMENDED LAND PATTERN

NOTES:

1. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES.
2. TOP DOWN VIEW AS VIEWED ON PCB.
3. COMPONENT OUTLINE SHOWS FOR REFERENCE IN GREEN.
4. LAND PATTERN IN BLUE. NSMD PATTERN ASSUMED.
5. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

TOLERANCES UNLESS SPECIFIED	
DECIMAL	ANGULAR
X±.1	±1°
XX±.05	
XXX± .030	



6024 SILVER CREEK
VALLEY ROAD, SAN JOSE,
CA 95138
PHONE: (408) 284-8200
FAX: (408) 284-3572

APPROVALS	DATE	TITLE		REV	
DRAWN <i>m&E</i>	05/31/10	END/NDG40 PACKAGE OUTLINE		00	
CHECKED		5.0 x 5.0 mm BODY,EPAD 3.50mm SQ.		0.40 mm PITCH QFN	
		SIZE	DRAWING No.		
		C	PSC-4292-02		00
		DO NOT SCALE DRAWING		SHEET 2 OF 2	