

FEATURES

Next generation of the [AD822](#)

Wide bandwidth: 8 MHz typical

High slew rate: +23 V/ μ s/–18 V/ μ s typical

Low input bias current: ± 10 pA maximum at $T_A = 25^\circ\text{C}$

Low offset voltage

A grade: ± 0.8 mV maximum at $T_A = 25^\circ\text{C}$

B grade: ± 0.35 mV maximum at $T_A = 25^\circ\text{C}$

Low offset voltage drift

A grade: ± 2 $\mu\text{V}/^\circ\text{C}$ typical, ± 15 $\mu\text{V}/^\circ\text{C}$ maximum

B grade: ± 2 $\mu\text{V}/^\circ\text{C}$ typical, ± 5 $\mu\text{V}/^\circ\text{C}$ maximum

Input voltage range includes V_- pin

Rail-to-rail output

Input electromagnetic interference (EMI) filters

90 dB typical at $f = 1000$ MHz and $f = 2400$ MHz

Industry-standard package and pinouts

APPLICATIONS

High output impedance sensor interfaces

Photodiode sensor interfaces

Transimpedance amplifiers

ADC drivers

Precision filters and signal conditioning

GENERAL DESCRIPTION

The [ADA4622-2](#) is the next generation of the [AD822](#) single-supply, rail-to-rail output (RRO), precision JFET input op amp. The [ADA4622-2](#) includes many improvements that make it desirable as an upgrade without compromising the flexibility and ease of use that makes the [AD822](#) useful for a wide variety of applications.

The input voltage range includes the negative supply and the output swings rail-to-rail. Input EMI filters are added to increase the signal robustness in the face of closely located switching noise sources.

The speed in terms of bandwidth and slew rate is increased along with a strong output drive to improve settling time performance and enable the device to drive the inputs of modern single-ended successive approximation register analog-to-digital converters (SAR ADCs).

PIN CONFIGURATION




Figure 1. 8-Lead, SOIC_N (R Suffix) and 8-Lead, MSOP (RM Suffix)
Pin Configuration

Voltage noise is reduced, both broadband by 25% and 1/f by half, while holding the supply current constant. DC precision is improved over the [AD822](#) with half the offset and a maximum thermal drift specification is added to the [ADA4622-2](#). The common-mode rejection ratio is improved over the [AD822](#) to make the [ADA4622-2](#) more suitable than the [AD822](#) when used in noninverting gain and difference amplifier configurations.

The [ADA4622-2](#) is specified for operation over the extended industrial temperature range of -40°C to $+125^\circ\text{C}$ and operates from 5 V to 30 V with specifications at +5 V, ± 5 V, and ± 15 V. The [ADA4622-2](#) is available in 8-lead SOIC and 8-lead MSOP packages.

TABLE OF CONTENTS

Features	1	Theory Of Operation	22
Applications.....	1	Input Characteristics.....	22
Pin Configuration.....	1	Output Characteristics.....	23
General Description	1	Applications Information	24
Revision History	2	Recommended Power Solution	24
Specifications.....	3	Maximum Power Dissipation	24
Electrical Characteristics, $V_{SY} = \pm 15\text{ V}$	3	Second-Order Low-Pass Filter.....	24
Electrical Characteristics, $V_{SY} = \pm 5\text{ V}$	5	Wideband Photodiode Preamplifier.....	24
Electrical Characteristics, $V_{SY} = 5\text{ V}$	7	Peak Detector	27
Absolute Maximum Ratings.....	9	Outline Dimensions	28
Thermal Resistance	9	Ordering Guide.....	28
ESD Caution.....	9		
Typical Performance Characteristics	10		

REVISION HISTORY

10/15—Revision 0: Initial Version

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS, $V_{SY} = \pm 15\text{ V}$

$V_{SY} = \pm 15\text{ V}$, $V_{CM} = V_{OUT} = 0\text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 1.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V _{OS}					
A Grade				0.04	±0.8	mV
		−40°C < T _A < +125°C			±2	mV
B Grade				0.04	±0.35	mV
		−40°C < T _A < +125°C			±0.8	mV
Offset Voltage Match					±1	mV
Offset Voltage Drift	ΔV _{OS} /ΔT					
A Grade		−40°C < T _A < +125°C		±2	±15	μV/°C
B Grade		−40°C < T _A < +125°C		±2	±5	μV/°C
Input Bias Current	I _B			2	±10	pA
		−40°C < T _A < +125°C			±1.5	nA
		V _{CM} = V−		−15		pA
Input Offset Current	I _{OS}				±10	pA
		−40°C < T _A < +125°C			±0.5	nA
Input Voltage Range	IVR		(V−) − 0.2		(V+) − 1	V
Common-Mode Rejection Ratio	CMRR					
A Grade		V _{CM} = V− to (V+) − 3 V	84	100		dB
		−40°C < T _A < +125°C	81			dB
B Grade		V _{CM} = V− to (V+) − 3 V	87	100		dB
		−40°C < T _A < +125°C	85			dB
Large Signal Voltage Gain	A _{VO}	R _L = 10 kΩ, V _{OUT} = −14.5 V to +14.5 V	117	122		dB
		−40°C < T _A < +125°C	109			dB
		R _L = 1 kΩ, V _{OUT} = −14 V to +14 V	102	110		dB
		−40°C < T _A < +125°C	93			dB
Input Capacitance	C _{INDM}	Differential mode		0.4		pF
	C _{INCM}	Common mode		3.6		pF
Input Resistance	R _{DIFF}	Differential mode		10 ¹³		Ω
	R _{CM}	Common mode		10 ¹³		Ω
OUTPUT CHARACTERISTICS						
Output Voltage	V _{OH}					
High		I _{SOURCE} = 1 mA	50	30		mV
		−40°C < T _A < +125°C	100			mV
		I _{SOURCE} = 15 mA	700	500		mV
	V _{OL}	−40°C < T _A < +125°C	900			mV
Low		I _{SINK} = 1 mA		45	65	mV
		−40°C < T _A < +125°C			120	mV
		I _{SINK} = 15 mA		315	450	mV
		−40°C < T _A < +125°C			750	mV
Output Current		I _{OUT}	V _{DROPOUT} < 1 V		20	
Short-Circuit Current	I _{SC}	Sourcing		42		mA
		Sinking		−51		mA
Closed-Loop Output Impedance	Z _{OUT}	f = 1 kHz, A _V = +1		0.1		Ω
		A _V = +10		0.4		Ω
		A _V = +100		3		Ω

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_{SY} = \pm 4\text{ V to } \pm 18\text{ V}$ $-40^{\circ}\text{C} < T_A < +125^{\circ}\text{C}$	87	103		dB
Supply Current per Amplifier	I_{SY}	$-40^{\circ}\text{C} < T_A < +125^{\circ}\text{C}$	81	665	700 725	dB μA μA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$V_{OUT} = \pm 12.5\text{ V}$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$, $A_V = +1$ Low to high transition High to low transition		23 -18		$\text{V}/\mu\text{s}$ $\text{V}/\mu\text{s}$
Gain Bandwidth Product	GBP	$A_V = +100$		8		MHz
Unity-Gain Crossover	UGC	$A_V = +1$		7		MHz
-3 dB Bandwidth	-3 dB	$A_V = +1$		15.5		MHz
Phase Margin	Φ_M			53		Degrees
Settling Time to 0.1%	t_s	$V_{IN} = 10\text{ V step}$, $R_L = 2\text{ k}\Omega$, $C_L = 15\text{ pF}$, $A_V = -1$		2		μs
Settling Time to 0.01%	t_s	$V_{IN} = 10\text{ V step}$, $R_L = 2\text{ k}\Omega$, $C_L = 15\text{ pF}$, $A_V = -1$		1.5		μs
EMI REJECTION RATIO						
$f = 1000\text{ MHz}$	EMIRR	$V_{IN} = 100\text{ mV p-p}$		90		dB
$f = 2400\text{ MHz}$				90		dB
NOISE PERFORMANCE						
Voltage Noise	$e_N\text{ p-p}$	0.1 Hz to 10 Hz		0.75		$\mu\text{V p-p}$
Voltage Noise Density	e_N	$f = 10\text{ Hz}$ $f = 100\text{ Hz}$ $f = 1\text{ kHz}$ $f = 10\text{ kHz}$		30 15 12.5 12		$\text{nV}/\sqrt{\text{Hz}}$ $\text{nV}/\sqrt{\text{Hz}}$ $\text{nV}/\sqrt{\text{Hz}}$ $\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	i_N	$f = 1\text{ kHz}$		0.8		$\text{fA}/\sqrt{\text{Hz}}$
Total Harmonic Distortion + Noise	THD + N	$A_V = +1$, $f = 10\text{ Hz to } 20\text{ kHz}$, $V_{IN} = 7\text{ V rms at } 1\text{ kHz}$				
Bandwidth (BW) = 80 kHz				0.0003		%
BW = 500 kHz				0.00035		%
MATCHING SPECIFICATIONS						
Maximum Offset Voltage over Temperature				0.5		mV
Offset Voltage Temperature Drift				2.5		$\mu\text{V}/^{\circ}\text{C}$
Input Bias Current				0.5	5	pA
CROSSTALK						
	C_S	$R_L = 5\text{ k}\Omega$, $V_{IN} = 20\text{ V p-p}$ $f = 1\text{ kHz}$ $f = 100\text{ kHz}$		-112 -72		dB dB

ELECTRICAL CHARACTERISTICS, $V_{SY} = \pm 5\text{ V}$

$V_{SY} = \pm 5\text{ V}$, $V_{CM} = V_{OUT} = 0\text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 2.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}					
A Grade		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.04	± 0.8	mV
B Grade		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		0.04	± 2	mV
Offset Voltage Match		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			± 0.35	mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$				± 0.8	mV
A Grade		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		± 2	± 15	$\mu\text{V}/^\circ\text{C}$
B Grade		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		± 2	± 5	$\mu\text{V}/^\circ\text{C}$
Input Bias Current	I_B	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		2	± 10	pA
		$V_{CM} = V_-$			± 1.5	nA
Input Offset Current	I_{OS}	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			± 10	pA
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			± 0.5	nA
Input Voltage Range	IVR		$(V_-) - 0.2$		$(V_+) - 1$	V
Common-Mode Rejection Ratio	CMRR					
A Grade		$V_{CM} = V_-$ to $(V_+) - 3\text{ V}$	75	91		dB
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	73			dB
B Grade		$V_{CM} = V_-$ to $(V_+) - 3\text{ V}$	78	91		dB
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	75			dB
Large Signal Voltage Gain	A_{VO}	$R_L = 10\text{ k}\Omega$, $V_{OUT} = -4.4\text{ V}$ to $+4.4\text{ V}$	113	118		dB
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	105			dB
		$R_L = 1\text{ k}\Omega$, $V_{OUT} = -4.4\text{ V}$ to $+4.4\text{ V}$	100	105		dB
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	91			dB
Input Capacitance	C_{INDM}	Differential mode		0.4		pF
	C_{INCM}	Common mode		3.6		pF
Input Resistance	R_{DIFF}	Differential mode		10^{13}		Ω
	R_{CM}	Common mode		10^{13}		Ω
OUTPUT CHARACTERISTICS						
Output Voltage	V_{OH}					
High		$I_{SOURCE} = 1\text{ mA}$	50	30		mV
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	100			mV
		$I_{SOURCE} = 15\text{ mA}$	700	490		mV
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	900			mV
Low	V_{OL}	$I_{SINK} = 1\text{ mA}$		45	65	mV
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			120	mV
		$I_{SINK} = 15\text{ mA}$		315	450	mV
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			750	mV
Output Current	I_{OUT}	$V_{DROPOUT} < 1\text{ V}$		20		mA
Short-Circuit Current	I_{SC}	Sourcing		31		mA
		Sinking		-40		mA
Closed-Loop Output Impedance	Z_{OUT}	$f = 1\text{ kHz}$, $A_V = +1$		0.1		Ω
		$A_V = +10$		0.4		Ω
		$A_V = +100$		4		Ω

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_{SY} = \pm 4\text{ V to } \pm 18\text{ V}$ $-40^{\circ}\text{C} < T_A < +125^{\circ}\text{C}$	87	103		dB
Supply Current per Amplifier	I_{SY}	$-40^{\circ}\text{C} < T_A < +125^{\circ}\text{C}$	81	610	675 700	dB μA μA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$V_{OUT} = \pm 3\text{ V}$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$, $A_V = +1$ Low to high transition High to low transition		21 –16		$\text{V}/\mu\text{s}$ $\text{V}/\mu\text{s}$
Gain Bandwidth Product	GBP	$A_V = +100$		7.8		MHz
Unity-Gain Crossover	UGC	$A_V = +1$		6.5		MHz
–3 dB Bandwidth	–3 dB	$A_V = +1$		10		MHz
Phase Margin	Φ_M			50		Degrees
Settling Time to 0.1%	t_s	$V_{IN} = 8\text{ V step}$, $R_L = 2\text{ k}\Omega$, $C_L = 15\text{ pF}$, $A_V = -1$		1.5		μs
Settling Time to 0.01%	t_s	$V_{IN} = 8\text{ V step}$, $R_L = 2\text{ k}\Omega$, $C_L = 15\text{ pF}$, $A_V = -1$		2		μs
EMI REJECTION RATIO						
$f = 1000\text{ MHz}$	EMIRR	$V_{IN} = 100\text{ mV p-p}$		90		dB
$f = 2400\text{ MHz}$				90		dB
NOISE PERFORMANCE						
Voltage Noise	$e_N\text{ p-p}$	0.1 Hz to 10 Hz		0.75		$\mu\text{V p-p}$
Voltage Noise Density	e_N	$f = 10\text{ Hz}$ $f = 100\text{ Hz}$ $f = 1\text{ kHz}$ $f = 10\text{ kHz}$		30 15 12.5 12		$\text{nV}/\sqrt{\text{Hz}}$ $\text{nV}/\sqrt{\text{Hz}}$ $\text{nV}/\sqrt{\text{Hz}}$ $\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	i_N	$f = 1\text{ kHz}$		0.8		$\text{pA}/\sqrt{\text{Hz}}$
Total Harmonic Distortion + Noise	THD + N	$A_V = +1$, $f = 10\text{ Hz to } 20\text{ kHz}$, $V_{IN} = 1.5\text{ V rms at } 1\text{ kHz}$				
BW = 80 kHz				0.0005		%
BW = 500 kHz				0.0008		%
MATCHING SPECIFICATIONS						
Maximum Offset Voltage over Temperature				0.5		mV
Offset Voltage Temperature Drift				2.5		$\mu\text{V}/^{\circ}\text{C}$
Input Bias Current				0.5	5	pA
CROSSTALK						
	C_s	$R_L = 5\text{ k}\Omega$, $V_{IIN} = 6\text{ V p-p}$ $f = 1\text{ kHz}$ $f = 100\text{ kHz}$		–112 –72		dB dB

ELECTRICAL CHARACTERISTICS, $V_{SY} = 5\text{ V}$

$V_{SY} = 5\text{ V}$, $V_{CM} = 0\text{ V}$, $V_{OUT} = V_{SY}/2$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 3.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit		
INPUT CHARACTERISTICS								
Offset Voltage	V _{OS}	−40°C < T _A < +125°C		0.04	±0.8	mV		
A Grade					±2	mV		
B Grade				0.04	±0.35	mV		
					±0.8	mV		
Offset Voltage Match	ΔV _{OS} /ΔT	−40°C < T _A < +125°C			±1	mV		
Offset Voltage Drift								
A Grade				±2	±15	μV/°C		
B Grade				±2	±5	μV/°C		
Input Bias Current	I _B	−40°C < T _A < +125°C		2	±10	pA		
					±1.5	nA		
Input Offset Current	I _{OS}	−40°C < T _A < +125°C			±10	pA		
					±0.5	nA		
Input Voltage Range	IVR		(V−) − 0.2		(V+) − 1	V		
Common-Mode Rejection Ratio	CMRR							
A Grade		V _{CM} = V− to (V+) − 3 V	70	87		dB		
		−40°C < T _A < +125°C	67			dB		
B Grade		V _{CM} = V− to (V+) − 3 V	73	87		dB		
		−40°C < T _A < +125°C	70			dB		
Large Signal Voltage Gain	A _{VO}	R _L = 10 kΩ to V−, V _{OUT} = 0.2 V to 4.6 V	110	115		dB		
		−40°C < T _A < +125°C	99			dB		
		R _L = 1 kΩ to V−, V _{OUT} = 0.2 V to 4.6 V	96	104		dB		
		−40°C < T _A < +125°C	87			dB		
Input Capacitance	C _{INDM}	Differential mode		0.4		pF		
	C _{INCM}	Common mode		3.6		pF		
Input Resistance	R _{DIFF}	Differential mode		10 ¹³		Ω		
	R _{CM}	Common mode		10 ¹³		Ω		
OUTPUT CHARACTERISTICS								
Output Voltage	V _{OH}	I _{SOURCE} = 1 mA	50	30		mV		
High								
	V _{OL}	I _{SOURCE} = 15 mA	700	500		mV		
Low	V _{OL}	I _{SINK} = 1 mA		45	65	mV		
							120	mV
	V _{OL}	I _{SINK} = 15 mA		310	450	mV		
Output Current	I _{OUT}	V _{DROPOUT} < 1 V		20		mA		
Short-Circuit Current	I _{SC}	Sourcing		27		mA		
		Sinking		−35		mA		
Closed-Loop Output Impedance	Z _{OUT}	f = 1 kHz, A _V = +1		0.1		Ω		
		A _V = +10		0.6		Ω		
		A _V = +100		5		Ω		
POWER SUPPLY								
Power Supply Rejection Ratio	PSRR	V _{SY} = 4 V to 15 V	80	95		dB		
		−40°C < T _A < +125°C	74			dB		
Supply Current per Amplifier	I _{SY}	−40°C < T _A < +125°C		600	650	μA		
					675	μA		

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
DYNAMIC PERFORMANCE						
Slew Rate	SR	$V_{OUT} = 0.5\text{ V to }3.5\text{ V}$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$, $A_V = +1$ Low to high transition High to low transition		20 -15		$\text{V}/\mu\text{s}$ $\text{V}/\mu\text{s}$
Gain Bandwidth Product	GBP	$A_V = +100$		7.2		MHz
Unity Gain Crossover	UGC	$A_V = +1$		6		MHz
-3 dB Bandwidth	-3 dB	$A_V = +1$		9		MHz
Phase Margin	Φ_M			50		Degrees
Settling Time to 0.1%	t_s	$V_{IN} = 4\text{ V step}$, $R_L = 2\text{ k}\Omega$, $C_L = 15\text{ pF}$, $A_V = -1$		1.5		μs
Settling Time to 0.01%	t_s	$V_{IN} = 4\text{ V step}$, $R_L = 2\text{ k}\Omega$, $C_L = 15\text{ pF}$, $A_V = -1$		2.0		μs
EMI REJECTION RATIO						
$f = 1000\text{ MHz}$	EMIRR	$V_{IN} = 100\text{ mV p-p}$		90		dB
$f = 2400\text{ MHz}$				90		dB
NOISE PERFORMANCE						
Voltage Noise	$e_N\text{ p-p}$	0.1 Hz to 10 Hz		0.75		$\mu\text{V p-p}$
Voltage Noise Density	e_N	$f = 10\text{ Hz}$ $f = 100\text{ Hz}$ $f = 1\text{ kHz}$ $f = 10\text{ kHz}$		30 15 12.5 12		$\text{nV}/\sqrt{\text{Hz}}$ $\text{nV}/\sqrt{\text{Hz}}$ $\text{nV}/\sqrt{\text{Hz}}$ $\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	i_N	$f = 1\text{ kHz}$		0.8		$\text{pA}/\sqrt{\text{Hz}}$
Total Harmonic Distortion + Noise	THD + N	$A_V = +1$, $f = 10\text{ Hz to }20\text{ kHz}$, $V_{IN} = 0.5\text{ V rms at }1\text{ kHz}$				
BW = 80 kHz				0.0025		%
BW = 500 kHz				0.0025		%
MATCHING SPECIFICATIONS						
Maximum Offset Voltage over Temperature				0.5		mV
Offset Voltage Temperature Drift				2.5		$\mu\text{V}/^\circ\text{C}$
Input Bias Current				0.5	5	pA
CROSSTALK						
	C_S	$R_L = 5\text{ k}\Omega$, $V_{IIN} = 3\text{ V p-p}$ $f = 1\text{ kHz}$ $f = 100\text{ kHz}$		-112 -72		dB dB

ABSOLUTE MAXIMUM RATINGS

Table 4.

Parameter	Rating
Supply Voltage	36 V
Input Voltage	(V ₋) – 0.3 V to (V ₊) + 0.2 V
Differential Input Voltage	36 V
Storage Temperature Range	–65°C to +150°C
Operating Temperature Range	–40°C to +125°C
Junction Temperature Range	–65°C to +150°C
Lead Temperature, Soldering (10 sec)	300°C
ESD Rating, Human Body Model (HBM)	4 kV

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Close attention to PCB thermal design is required.

Table 5. Thermal Resistance¹

Package Type	θ_{JA}	Unit
8-Lead SOIC		
1-Layer JEDEC Board	180	°C/W
2-Layer JEDEC Board	120	°C/W
8-Lead MSOP		
1-Layer JEDEC Board	265	°C/W
2-Layer JEDEC Board	185	°C/W

¹ Thermal impedance simulated values are based on a JEDEC thermal test board. See JEDEC JESD51.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

TYPICAL PERFORMANCE CHARACTERISTICS

$T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 2. Input Offset Voltage Distribution, $V_{SY} = \pm 15\text{ V}$




Figure 5. Input Offset Voltage Drift Distribution (-40°C to $+85^\circ\text{C}$), $V_{SY} = \pm 15\text{ V}$




Figure 3. Input Offset Voltage Distribution, $V_{SY} = \pm 5\text{ V}$




Figure 6. Input Offset Voltage Drift Distribution (-40°C to $+125^\circ\text{C}$), $V_{SY} = \pm 5\text{ V}$




Figure 4. Input Offset Voltage Distribution, $V_{SY} = 5\text{ V}$










Figure 7. Input Offset Voltage (V_{OS}) vs. Common-Mode Voltage (V_{CM}), $V_{SY} = \pm 15\text{ V}$

Figure 8. Input Offset Voltage (V_{OS}) vs. Common-Mode Voltage (V_{CM}), $V_{SY} = \pm 5\text{ V}$ Figure 11. Input Bias Current Distribution, $V_{SY} = \pm 5\text{ V}$ Figure 9. Input Offset Voltage (V_{OS}) vs. Common-Mode Voltage (V_{CM}), $V_{SY} = 5\text{ V}$ Figure 12. Input Bias Current Distribution, $V_{SY} = 5\text{ V}$ Figure 10. Input Bias Current Distribution, $V_{SY} = \pm 15\text{ V}$ Figure 13. Input Bias Current (I_B) vs. Input Common-Mode Voltage (V_{CM}), $V_{SY} = \pm 15\text{ V}$




Figure 14. Input Bias Current (I_b) vs. Input Common-Mode Voltage (V_{CM}), $V_{SY} = \pm 5\text{ V}$




Figure 17. Output Voltage Low (V_{OL}) to Supply Rail vs. Load Current (I_{LOAD}) over Temperature, $V_{SY} = \pm 5\text{ V}$




Figure 15. Input Bias Current (I_b) vs. Input Common-Mode Voltage (V_{CM}), $V_{SY} = 5\text{ V}$




Figure 18. Output Voltage Low (V_{OL}) to Supply Rail vs. Load Current (I_{LOAD}) over Temperature, $V_{SY} = 5\text{ V}$




Figure 16. Output Voltage Low (V_{OL}) to Supply Rail vs. Load Current (I_{LOAD}) over Temperature, $V_{SY} = \pm 15\text{ V}$




Figure 19. Output Voltage High (V_{OH}) to Supply Rail vs. Load Current (I_{LOAD}) over Temperature, $V_{SY} = \pm 15\text{ V}$




Figure 20. Output Voltage High (V_{OH}) to Supply Rail vs. Load Current (I_{LOAD}) over Temperature, $V_{SY} = \pm 5V$




Figure 21. Output Voltage High (V_{OH}) to Supply Rail vs. Load Current (I_{LOAD}) over Temperature, $V_{SY} = 5V$




Figure 22. Open-Loop Gain (A_{VO}) vs. Load Resistance




Figure 23. Open-Loop Gain and Phase vs. Frequency, $V_{SY} = \pm 15V$




Figure 24. Open-Loop Gain and Phase vs. Frequency, $V_{SY} = \pm 5V$




Figure 25. Open-Loop Gain and Phase vs. Frequency, $V_{SY} = 5V$




Figure 26. Closed-Loop Gain vs. Frequency, $V_{SY} = \pm 15\text{ V}$




Figure 29. Output Impedance vs. Frequency, $V_{SY} = \pm 15\text{ V}$




Figure 27. Closed-Loop Gain vs. Frequency, $V_{SY} = \pm 5\text{ V}$




Figure 30. Output Impedance vs. Frequency, $V_{SY} = \pm 5\text{ V}$




Figure 28. Closed-Loop Gain vs. Frequency, $V_{SY} = 5\text{ V}$










Figure 31. Output Impedance vs. Frequency, $V_{SY} = 5\text{ V}$

Figure 32. CMRR vs. Frequency, $V_{SY} = \pm 15\text{ V}$ Figure 35. PSRR vs. Frequency, $V_{SY} = \pm 15\text{ V}$ Figure 33. CMRR vs. Frequency, $V_{SY} = \pm 5\text{ V}$ Figure 36. PSRR vs. Frequency, $V_{SY} = \pm 5\text{ V}$ Figure 34. CMRR vs. Frequency, $V_{SY} = 5\text{ V}$ Figure 37. PSRR vs. Frequency, $V_{SY} = 5\text{ V}$




Figure 38. Small Signal Overshoot (OS) vs. Load Capacitance, $V_{SY} = \pm 15\text{ V}$




Figure 41. Large Signal Transient Response, $V_{SY} = \pm 15\text{ V}$




Figure 39. Small Signal Overshoot (OS) vs. Load Capacitance, $V_{SY} = \pm 5\text{ V}$




Figure 42. Large Signal Transient Response, $V_{SY} = \pm 5\text{ V}$




Figure 40. Small Signal Overshoot (OS) vs. Load Capacitance, $V_{SY} = 5\text{ V}$










Figure 43. Large Signal Transient Response, $V_{SY} = 5\text{ V}$

Figure 44. Large Signal Transient Response, $V_{SY} = \pm 2.5\text{ V}$ Figure 47. Small Signal Transient Response, $V_{SY} = 5\text{ V}$ Figure 45. Small Signal Transient Response, $V_{SY} = \pm 15\text{ V}$ Figure 48. Negative Overload Recovery, $A_V = -10$, $V_{SY} = \pm 15\text{ V}$ Figure 46. Small Signal Transient Response, $V_{SY} = \pm 5\text{ V}$ Figure 49. Negative Overload Recovery, $A_V = -10$, $V_{SY} = \pm 5\text{ V}$




Figure 50. Negative Overload Recovery, $A_V = -10$, $V_{SY} = \pm 2.5V$




Figure 53. Positive Overload Recovery, $A_V = -10$, $V_{SY} = \pm 2.5V$




Figure 51. Positive Overload Recovery, $A_V = -10$, $V_{SY} = \pm 15V$




Figure 54. Positive Settling Time, $A_V = -10$, $V_{SY} = \pm 15V$




Figure 52. Positive Overload Recovery, $A_V = -10$, $V_{SY} = \pm 5V$










Figure 55. Positive Settling Time, $A_V = -10$, $V_{SY} = \pm 5V$

Figure 56. Positive Settling Time, $A_V = -10$, $V_{SY} = 5\text{ V}$ Figure 59. Negative Settling Time, $A_V = -10$, $V_{SY} = 5\text{ V}$ Figure 57. Negative Settling Time, $A_V = -10$, $V_{SY} = \pm 15\text{ V}$ Figure 60. Voltage Noise Density, $V_{SY} = \pm 15\text{ V}$ Figure 58. Negative Settling Time, $A_V = -10$, $V_{SY} = \pm 5\text{ V}$ Figure 61. 0.1 Hz to 10 Hz Noise, $V_{SY} = \pm 15\text{ V}$




Figure 62. Supply Current (I_{SV}) vs. Supply Voltage (V_{SV}) for Various Temperatures




Figure 63. Supply Current (I_{SV}) vs. Temperature




Figure 64. Channel Separation vs. Frequency, $V_{SV} = \pm 15 V$




Figure 65. THD + Noise vs. Amplitude, $V_{SV} = \pm 15 V$




Figure 66. THD + Noise vs. Amplitude, $V_{SV} = \pm 5 V$







Figure 67. THD + Noise vs. Amplitude, $V_{SV} = 5 V$

Figure 68. THD + Noise vs. Frequency, $V_{SY} = \pm 15V$ Figure 70. THD + Noise vs. Frequency, $V_{SY} = 5V$ Figure 69. THD + Noise vs. Frequency, $V_{SY} = \pm 5V$

THEORY OF OPERATION




Figure 71. Simplified Circuit Diagram

INPUT CHARACTERISTICS

The ADA4622-2 input stage consists of N-channel JFETs that provide low offset, low noise, and high impedance. The minimum input common-mode voltage extends from 200 mV below V_- to 1 V less than V_+ . Driving the input closer to the positive rail causes loss of amplifier bandwidth and increased common-mode voltage error. Figure 72 shows the rounding of the output due to the loss of bandwidth. The input and output are superimposed.




Figure 72. Bandwidth Limiting Due to Headroom Requirements

The ADA4622-2 does not exhibit phase reversal for input voltages up to V_+ . For input voltages greater than V_+ , a 10 k Ω resistor in series with the noninverting input prevents phase reversal at the expense of higher noise (see Figure 73).




Figure 73. No Phase Reversal

Because the input stage uses N-channel JFETs, the input current during normal operation is negative. However, the input bias current changes direction as the input voltage approaches V_+ due to internal junctions becoming forward biased (see Figure 74).




Figure 74. Input Bias Current vs. Common-Mode Voltage with ± 5 V Supply

The ADA4622-2 is designed for 12 nV/√Hz wideband input voltage noise and maintains low noise performance at low frequencies (see Figure 75). This noise performance, along with the low input current as well as low current noise, means that the ADA4622-2 contributes negligible noise for applications with a source resistance greater than 10 kΩ and at signal bandwidths greater than 1 kHz.




Figure 75. Total Noise vs. Source Resistance

Input Overvoltage Protection

The ADA4622-2 has internal protective circuitry that allows voltages as high as 0.3 V beyond the supplies to be applied at the input of either terminal without causing damage. Use a current limiting resistor in series with the input of the ADA4622-2 if the input voltage exceeds 0.3 V beyond the supplies. If the overvoltage condition persists for more than a few seconds, the amplifier may be damaged.

For higher input voltages, determine the resistor value by

$$\frac{V_{IN} - V_{SY}}{R_S} \leq 10 \text{ mA}$$

where:

V_{IN} is the input voltage.

V_{SY} is the voltage of either V+ or V-.

R_S is the series resistor.

With a very low bias current of 1.5 nA maximum up to 125°C, higher resistor values can be used in series with the inputs without introducing large offset errors. A 1 kΩ series resistor allows the amplifier to withstand 10 V of continuous overvoltage and increases the noise by a negligible amount. A 5 kΩ resistor protects the inputs from voltages as high as 25 V beyond the supplies and adds less than 10 μV to the offset.

EMI Rejection

Figure 76 shows the electromagnetic interference rejection ratio (EMIRR) vs. frequency for the ADA4622-2.




Figure 76. EMI Rejection Ratio (EMIRR) vs. Frequency

OUTPUT CHARACTERISTICS

The ADA4622-2 unique bipolar rail-to-rail output stage swings within 10 mV of the supplies with no external resistive load.

The ADA4622-2 approximate output saturation resistance is 24 Ω sourcing or sinking. Use the output impedance to estimate the output saturation voltage when driving heavier loads. As an example, when driving 5 mA, the saturation voltage from either rail is roughly 120 mV.

If the ADA4622-2 output is driven hard against the output saturation voltage, it recovers within 1.2 μs of the input, returning to the amplifiers linear operating region (see Figure 48 and Figure 51).

Capacitive Load Drive Capability

Direct capacitive loads interact with the effective output impedance of the ADA4622-2 to form an additional pole in the amplifier feedback loop, which causes excessive peaking on the pulse response or loss of stability. The worst case condition is when the device is used single 5 V supply and in a unity-gain configuration. Figure 77 shows the pulse response of the ADA4622-2 driving 500 pF directly.




Figure 77. Pulse Response with 500 pF Load Capacitance

APPLICATIONS INFORMATION

RECOMMENDED POWER SOLUTION

The [ADP7118](#) and [ADP7182](#) are recommended to generate the clean positive and negative rails for the [ADA4622-2](#). Both low-dropout regulators (LDOs) are available in fixed output voltage or adjustable output voltage versions. To generate the input voltages for the LDOs, the [ADP5070](#) dc-to-dc switching regulator is recommended.




Figure 78. Power Solution for the [ADA4622-2](#)

Table 6. Recommended Power Management Devices

Product	Description
ADP5070	DC-to-dc switching regulator with independent positive and negative outputs
ADP7118	20 V, 200 mA, low noise, CMOS LDO regulator
ADP7182	–28 V, –200 mA, low noise, linear regulator

MAXIMUM POWER DISSIPATION

The maximum power that the [ADA4622-2](#) can safely dissipate is limited by the associated rise in junction temperature. For plastic packages, the maximum safe junction temperature is 150°C. If these maximums are exceeded momentarily, proper circuit operation is restored as soon as the die temperature is reduced. Leaving the device in the overheated condition for an extended period can result in device burnout. To ensure proper operation, it is important to observe the Absolute Maximum Ratings and Thermal Resistance specifications.

SECOND-ORDER LOW-PASS FILTER

Figure 79 shows the [ADA4622-2](#) configured as a second-order Butterworth low-pass filter. With the values as shown, the corner frequency equals 200 kHz. Component selection is shown in the following equations:

$$R1 = R2 = \text{User Selected (Typical Values: 10 k}\Omega \text{ to 100 k}\Omega)$$

$$C1 = \frac{1.414}{2\pi f_{CUTOFF} \times R1}$$

$$C2 = \frac{0.707}{2\pi f_{CUTOFF} \times R1}$$




Figure 79. Second-Order Low-Pass Filter

A plot of the filter is shown in Figure 80; better than 35 dB of high frequency rejection is provided.




Figure 80. Frequency Response of the Filter

WIDEBAND PHOTODIODE PREAMPLIFIER

The [ADA4622-2](#) is an excellent choice for photodiode preamplifier application. Its low input bias current minimizes the dc error at the preamplifier output. In addition, its high gain bandwidth product and low input capacitance maximizes the signal bandwidth of the photodiode preamplifier. Figure 81 shows the [ADA4622-2](#) as a current-to-voltage (I/V) converter with an electrical model of a photodiode.




Figure 81. Wideband Photodiode Preamplifier

The transimpedance gain of the photodiode preamplifier is described by the following basic transfer function:

$$V_{OUT} = \frac{I_{PHOTO} \times R_F}{1 + sC_F R_F}$$

where

I_{PHOTO} is the output current of the photodiode.

The parallel combination of R_F and C_F sets the signal bandwidth (see the I to V gain curve in Figure 83).

Note that R_F must be set such that the maximum attainable output voltage corresponds to the maximum diode current, I_{PHOTO} , which then allows the user to utilize the full output swing. The signal bandwidth attainable with this preamplifier is a function of R_F , the gain bandwidth product (f_U) of the amplifier, and the total capacitance at the amplifier summing junction, including C_S and the amplifier input capacitance, C_D and C_M . R_F and the total capacitance produce a pole with loop frequency (f_P).

$$f_P = \frac{1}{2\pi R_F C_S}$$

With the additional pole from the amplifier open-loop response, the two-pole system results in peaking and instability due to an insufficient phase margin (see Figure 82).

Adding C_F creates a zero in the loop transmission that compensates for the effect of the input pole. This stabilizes the photodiode preamplifier design because of the increased phase margin. It also sets the signal bandwidth (see Figure 83). The signal bandwidth and the zero frequency are determined by

$$f_Z = \frac{1}{2\pi R_F C_F}$$

Setting the zero at the f_X frequency maximizes the signal bandwidth with a 45° phase margin. Because f_X is the geometric mean of f_P and f_U , it can be calculated by

$$f_X = \sqrt{f_P \times f_U}$$

Combining these equations, the value of C_F that produces f_X is defined by

$$C_F = \sqrt{\frac{C_S}{2\pi \times R_F \times f_U}}$$

The frequency response in this case shows about 2 dB of peaking and 15% overshoot. Doubling C_F and cutting the bandwidth in half results in a flat frequency response with about 5% transient overshoot.

The dominant sources of output noise in the wideband photodiode preamplifier design are the input voltage noise of the amplifier, V_{NOISE} , and the resistor noise due to R_F . The gray curve in Figure 83 shows the noise gain over frequencies for the photodiode preamplifier. Calculate the noise bandwidth at the f_N frequency by

$$f_N = \frac{f_U}{(C_S + C_F)/C_F}$$

Figure 84 shows the ADA4622-2 configured as a transimpedance photodiode amplifier. The amplifier is used in conjunction with a photodiode detector with an input capacitance of 5 pF. Figure 85 shows the transimpedance response of the ADA4622-2 when I_{PHOTO} is 1 μ A p-p. The amplifier has a bandwidth of 2 MHz when it is maximized for a 45° phase margin with $C_F = 2$ pF. Note that with the PCB parasitics added to C_F , the peaking is only 0.5 dB and the bandwidth is slightly reduced. Increasing C_F to 3 pF completely eliminates the peaking. However, increasing C_F to 3 pF reduces the bandwidth to 1 MHz.

Table 7 shows the noise sources and total output noise for the photodiode preamplifier, where the preamplifier is configured to have a 45° phase margin for maximum bandwidth and $f_Z = f_X = f_N$ in this case.




Figure 82. Gain and Phase Plot of the Transimpedance Amplifier Design, Without Compensation




Figure 83. Gain and Phase Plot of the Transimpedance Amplifier Design, with Compensation




Figure 84. Photodiode Preamplifier




Figure 85. Photodiode Preamplifier Frequency Response

Table 7. RMS Noise Contributions of the Photodiode Preamplifier

Contributor	Expression	RMS Noise (μV) ¹
R _F	$\sqrt{4kT \times R_F \times f_N \times \frac{\pi}{2}}$	50.8
V _{NOISE}	$V_{NOISE} \times \sqrt{\frac{(C_S + C_M + C_F + C_D)}{C_F}} \times \sqrt{\frac{\pi}{2} \times f_N}$	131.6
Root Sum Square (RSS) Total	$\sqrt{R_F^2 \times V_{NOISE}^2}$	141

¹ RMS noise with R_F = 50 kΩ, C_S = 5 pF, C_F = 2 pF, C_M = 3.7 pF, and C_D = 0.4 pF.

PEAK DETECTOR

The function of a peak detector is to capture the peak value of a signal and produce an output equal to it. By taking advantage of the dc precision and super low input bias current of the JFET input amplifiers, such as the [ADA4622-2](#), a highly accurate peak detector can be built, as shown in Figure 86.





Figure 86. Positive Peak Detector

In this application, Diode D3 and Diode D4 act as unidirectional current switches that open when the output is kept constant in hold mode.

To detect a positive peak, U2A drives C3 through D3, and D4 until C3 is charged to a voltage equal to the input peak value. Feedback from the output of the U2B (positive peak) through R6 limits the output voltage of U2A. After detecting the peak, the output of U2A swings low but is clamped by D2. Diode D3 reverses bias and the common node of D3, D4, and R7 is held to a voltage equal to positive peak by R7. The voltage across D4 is 0 V; therefore, its leakage is small. The bias current of U2B is also small. With almost no leakage, C3 has a long hold time.

The [ADA4622-2](#), shown in Figure 86, is a perfect fit for building a peak detector because U2A requires dc precision and high output current during fast peaks, and U2B requires low input bias current (I_B) to minimize capacitance discharge between peaks. A low leakage and low dielectric absorption capacitor, such as polystyrene or polypropylene, is required for C3. Reversing the diode directions causes the circuit to detect negative peaks.


OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 87. 8-Lead Standard Small Outline Package [SOIC_N]
Narrow Body
(R-8)

Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MO-187-AA

Figure 88. 8-Lead Mini Small Outline Package [MSOP]
(RM-8)

Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option	Branding
ADA4622-2ARZ	−40°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	A3D
ADA4622-2ARZ-R7	−40°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	
ADA4622-2ARZ-RL	−40°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	
ADA4622-2ARMZ	−40°C to +125°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	
ADA4622-2ARMZ-R7	−40°C to +125°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	
ADA4622-2ARMZ-RL	−40°C to +125°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	
ADA4622-2BRZ	−40°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	
ADA4622-2BRZ-R7	−40°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	
ADA4622-2BRZ-RL	−40°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	

¹ Z = RoHS Compliant Part.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Analog Devices Inc.:](#)

[ADA4622-2ARZ](#) [ADA4622-2ARMZ-R7](#) [ADA4622-2ARZ-RL](#) [ADA4622-2BRZ-R7](#) [ADA4622-2ARMZ-RL](#) [ADA4622-2ARZ-R7](#) [ADA4622-2BRZ](#) [ADA4622-2ARMZ](#) [ADA4622-2BRZ-RL](#)