

# CrCM PFC Boost Converter Design

**Mladen Ivankovic**

Infineon Technologies North America (IFNA) Corp.

Published by Infineon Technologies North America  
27703 Emperor Blvd, suite 310  
Durham, NC 27703  
All Rights Reserved.

Attention please!

THE INFORMATION GIVEN IN THIS APPLICATION NOTE IS GIVEN AS A HINT FOR THE IMPLEMENTATION OF THE INFINEON TECHNOLOGIES COMPONENT ONLY AND SHALL NOT BE REGARDED AS ANY DESCRIPTION OR WARRANTY OF A CERTAIN FUNCTIONALITY, CONDITION OR QUALITY OF THE INFINEON TECHNOLOGIES COMPONENT. THE RECIPIENT OF THIS APPLICATION NOTE MUST VERIFY ANY FUNCTION DESCRIBED HEREIN IN THE REAL APPLICATION. INFINEON TECHNOLOGIES HEREBY DISCLAIMS ANY AND ALL WARRANTIES AND LIABILITIES OF ANY KIND (INCLUDING WITHOUT LIMITATION WARRANTIES OF NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS OF ANY THIRD PARTY) WITH RESPECT TO ANY AND ALL INFORMATION GIVEN IN THIS APPLICATION NOTE.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office. Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

DN 2013-10

Subjects: CrCM PFC Boost Converter Design

Author: Mladen Ivankovic (IFNA PMM SMD AMR PMD 3)

#### We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: [Mladen.Ivankovic@infineon.com]

**Table of contents**

<b>1</b>	<b>Introduction</b>	<b>4</b>
<b>2</b>	<b>Boost topology</b>	<b>4</b>
<b>3</b>	<b>PFC Modes of Operation</b>	<b>5</b>
<b>4</b>	<b>CrCM PFC Boost Design Equations</b>	<b>7</b>
4.1	Rectifier bridge	7
4.2	Input Capacitor	7
4.3	Input Inductor	8
4.4	MOSFET	10
4.5	Boost diode	13
4.6	Output Capacitor	13
4.7	Heatsink	14
<b>5</b>	<b>References</b>	<b>16</b>

## 1 Introduction

Power Factor Correction (PFC) shapes the input current of the power supply to be in synchronization with the mains voltage, in order to maximize the real power drawn from the mains. In a perfect PFC circuit, load should look like a pure resistance load. The input current is a clean sine wave and in phase with the voltage, with no input current harmonics. This document is intended to discuss the topology and operational mode for low power (<300W) PFC applications, and provide detailed design equations through an example.

## 2 Boost topology

Active PFC can be achieved by any basic topology, the boost converter (Figure 2.1) is the most popular topology used in PFC applications.

The advantages of boost topology are:

- ☺ Voltage gain  $>1$  works for AC input
- ☺ Only one MOSFET
- ☺ Control Voltage referred to ground
- ☺ capable of high efficiency
- ☺ simple choke, no problems with magnetic coupling
- ☺ CCM provides continuous input current
- ☺ CCM mode with favorable waveform factor for conduction loss

The disadvantages of boost topology are:

- ☹ MOSFET:  $V_{DS} \approx V_O > V_I$
- ☹ no galvanic isolation - short circuit protection a problem
- ☹ Medium ripple current loading of output capacitor
- ☹ CCM Mode requires hard switching of boost diode- SiC required for high efficiency

Comments on other topologies:

☹ Buck:

Lacks voltage gain; pulsating input current

☹ Buck/Boost:

Complex, output voltage has opposite polarity, pulsating input current

☹ Flyback:

Easily resistive, but pulsating input current (can be solved with interleaved),  
but 2x copper losses for given magnetic

☹ SEPIC:

Step down/step up with continuous input current, but having two inductors,  
two capacitors, more complex control, only one inductor can be made sinusoidal, more distortion.

## CrCM PFC Boost Converter Design




Figure 2.1

## 3 PFC Modes of Operation

The boost converter can operate in three modes; continuous conduction mode (CCM), discontinuous conduction mode (DCM), and critical conduction mode (CrCM). Fig. 3.1 shows modeled waveforms to illustrate the inductor and input currents in the three operating modes, for the same exact voltage and power conditions.




Figure 3.1

Quick comparison between operating modes is given in the table below:

Part / Characteristic	CrCM Variable Frequency	Fixed Frequency CCM	Variable Frequency CCM
Input Current	High Ripple current - large EMI filter	Lower Ripple Current- smaller EMI	Lower Ripple Current - smaller EMI
$I^2$ XR MOSFET loss	High conduction loss: 9-12% penalty	Trapezoidal waveform- lower loss	Trapezoidal waveform- lower loss
MOSFET $t_{ON}$	Quasi resonant Ton possible	High- dependent on Boost diode	High- dependent on boost diode
MOSFET $t_{OFF}$	Toff at 2x input current- high loss High $f_{SW}$ = higher losses	Lower - Toff dependent on design	Lower- Toff dependent on design
Boost Diode	Slow, cheap type OK- select for QR	Best performance with SiC or GaN	Best performance with SiC or GaN
Inductor	Design for high ripple- gapped soft ferrite usually best choice; combine with Litz wire; lower temp range	Design for high average LF current and lower ripple current; powdered core: Kool Mu, High Flux	Design for high average LF current and lower ripple current; powdered core: Kool Mu, High Flux
Output Capacitor	Sized for $f_{AC}$ input current, very HF RMS ripple current	Sized for $f_{AC}$ input current, HF RMS ripple current	Sized for $f_{AC}$ input current, HF RMS ripple current
PF/Distortion	Controller and design dependent; can be quite good	Controller and design dependent; fixed CCM inherently higher distortion due to current loop	Controller and design dependent; very low distortion possible; few off the shelf controller solutions
Power Density	Design dependent on inductor and semiconductors	Design dependent on inductor and semiconductors	Design dependent on inductor and semiconductors
Cost	Low for lower power levels; EMI filter a limit	Better at higher power levels	Better at higher power levels

## 4 CrCM PFC Boost Design Equations

The following are design equations for the CrCM operated boost, also a design example is integrated to further clarify the usage of all equations. The boost converter encounters the maximum current stress and

power losses at the minimum line voltage condition ( $V_{inmin}$ ), hence, all design equations and power losses will be using the low line voltage condition.

**Table 1 Specifications**

Input voltage	90-270 Vac 60 Hz
Output voltage	420 V
Maximum power	150 W
Minimum frequency	25 kHz
Output voltage ripple	10 Vp-p
Hold-up time	16.6 ms @ $V_{o,min}=350$ V
Estimated efficiency $\eta$	0.9

#### **4.1 Rectifier Bridge**

The bridge total power loss is calculated using the average input current flowing through two of the bridge rectifying diodes.

$$P_{bridge} = \frac{4 \cdot \sqrt{2}}{\pi} \cdot \frac{P_o}{V_{inmin} \cdot \eta} \cdot V_{f.bridge}$$

$$= \frac{4 \cdot \sqrt{2}}{\pi} \cdot \frac{150}{90 \cdot 0.9} \cdot V_{f.bridge} = 3.17 \cdot V_{f.bridge} \text{ W.}$$

$$P_{bridge} = 3.33 \cdot 1.5 = 5W$$

#### **4.2 Input Capacitor**

The input high frequency filter  $C_{in}$  has to attenuate the switching noise due to the high frequency inductor current ripple (twice of average line current). The worst conditions will occur on the peak of the minimum input voltage.

The maximum high frequency voltage ripple is usually imposed between 1% and 10% of the minimum rated input voltage. This is expresses by a coefficient  $r$  (typically,  $r = 0.01$  to  $0.1$ ).

$$C_{in} = \frac{I_{rms}}{2\pi \cdot f_{sw} \cdot r \cdot V_{inmin}}$$

High values of  $C_{in}$  helps EMI filter but causes lower power factor to decrease (higher displacement component), especially at high input voltage and low load. Low values of  $C_{in}$  improve power factor (lower displacement component) but require larger EMI filter.

#### **4.3 Input Inductor**

Lets define following parameters:

$a$  - ratio between peak input voltage and output voltage (DC bus voltage)

$$a_{max} := 1.41 \cdot \frac{V_{inmax}}{V_o}$$

$$a_{max} = 9.064 \times 10^{-1}$$

$$a_{min} := 1.41 \cdot \frac{V_{inmin}}{V_o}$$


$R_{o,min}$  - equivalent output load (resistance)

$$R_o := \frac{V_o^2}{P_{in}}$$


$$R_o = 1.058 \times 10^3$$

Switching frequency is changing with input voltage amplitude and angle. Amplitude varies from minimum ( $90V \cdot 1.41$ ) to maximum ( $270 \cdot 1.41$ ) value. Angle is changing from  $0$  to  $\pi$  during each half grid cycle. Switching frequency as function of these two variable is represented on graph below:

$$f(x, y) := \frac{1}{2} \cdot \frac{1}{2} y^2 \cdot (1 - y \cdot \sin(x))$$




One can notice that during each cycle (angle axis) switching frequency start with maximum value travels through minimum value at peak voltage (angle =  $\pi/2$ ) and goes back to maximum. See details below:



Also, when amplitude changes from minimum value ( $90V \cdot 1.41$ ) to the maximum value ( $270V \cdot 1.41$ ) frequency travel from one minimum through maximum to another minimum value. One needs to choose smaller of these two and use to calculate inductance value. Details are given below:

CrCM PFC Boost Converter Design



Frequency multiplier at max input voltage.

Frequency multiplier at max input voltage

One needs to select condition at overall minimum frequency, so:

boost inductor value is:

$$L_{in} := \frac{R_o}{f_{swmin}} \cdot \min\left(f\left(\frac{\pi}{2}, a_{\min}\right), f\left(\frac{\pi}{2}, a_{\max}\right)\right)$$

$L_{in} = 6.743 \times 10^{-4}$

**Design criteria comment:**

Calculated  $L_P$  was to obtain operating frequencies higher than 25 kHz at peak input voltage (min or max) and twice of nominal output power (to cover start up and load transients).

Let's calculate other inductor parameters like peak current and RMS current. Peak current is responsible for inductor saturation and RMS current together with inductor resistance produces heat. These three parameters ( $L_{in}$ ,  $IPK_{in}$  and  $IRMS_{in}$ ) determine inductor and a vendor can design and provide inductor based on them.

Peak Input current

$$IPK_{in} := 4 \cdot \frac{P_{in}}{V_{in, min} \cdot V_{out, max}}$$

IPK<sub>in</sub> = 5.253

RMS Input current

$$IRMS_{in} := \frac{IPK_{in}}{\sqrt{3} \cdot \sqrt{2}}$$

IRMS<sub>in</sub> = 2.145

## 4.4 MOSFET

In order to select the the optimum MOSFET, one must understand the MOSFET requirements in a CrCM boost converter. High voltage MOSFETS have several families based on different technologies, which each target a specific application, topology or operation. For a boost converter, the following are some major MOSFET selection considerations:

- Low FOMs -  $R_{on} \cdot Q_g$  and  $R_{on} \cdot Q_{oss}$
- Fast Turn-on/off switching, gate plateau near middle of gate drive range
- Low Output capacitance  $C_{oss}$  for low switching energy, to increase light load efficiency.
- Switching and conduction losses must be balanced for minimum total loss- this is typically optimized at the low line condition, where worse case losses and temperature rise occur.
- VDS rating to handle spikes/overshoots
- Low thermal resistance  $R_{thJC}$ .
- Package selection must consider the resulting total thermal resistance from junction to ambient.
- Body diode speed and reverse recovery charge are not important, since body diode never conducts in a boost converter.




Fig 4.1 Gate voltage versus charge

The recommended CoolMOS MOSFET series for boost applications are the CP series and the C6/E6 series.

CP CoolMOS provides fastest switching (**Error! Reference source not found.**), hence, best performance, but requires careful design in terms of gate driving circuit and PCB layout. While C6/E6 series provides cost advantage, easier design, but less performance compare to CP series.

MOSFET **IPW60R199CP** is selected, and its parameters will be used for the following calculations.

The MOSFET rms current across the 60Hz line cycle can be calculated by the following equation, and consequently the MOSFET conduction loss is obtained.

**MOSFET RMS current:**

$$RMS_{sw} := \sqrt{\frac{1}{6} - \frac{4 \cdot a_{min}}{9 \cdot \pi}}$$

$$RMS_{sw} = 0.352$$

$$IRMS_{sw} := IPK_{in} RMS_{sw}$$

$$IRMS_{sw} = 1.849$$

MOSFET conduction losses are:

$$P_{cond} = IRMS_{sw}^2 \cdot R_{on(100^\circ C)}$$

$$P_{cond} = 0.68W$$

The switching losses, due to current – voltage cross, occur only at turn-off because of the Critical Conduction Mode operation.

$$P_{cross} = V_0 * IPK_{av} * t_{fall} * f_{pav}$$

Average input peak current is:

$$IPK_{av} = IPK_{in} * \frac{2}{\pi} = 3.34 A$$

Where  $t_{fall}$  is crossover time at turn off. Estimate value is around  $t_{fall} = 10nS$ .

Average switching frequency needs to be calculated at minimum input voltage as well.

Let's first calculate MOSFET on time.

MOSFET on time at minimum input voltage:

$$T_{on} := \frac{IPK_{in} \cdot L_{in}}{a_{min} \cdot V_{o}}$$


$$T_{on} = 2.791 \times 10^{-5}$$

as function of input voltage angle is given on Fig 4.2:

$$f_{sw}(x) := \frac{1}{T_{on}} \cdot (1 - a_{min} \sin(x))$$

Switching frequency

$f_{sw}(x)$



The average switching frequency is:

Fig 4.2 Switching frequency as function of angle

$$f_{swav} := \frac{1}{\pi} \cdot \int_0^{\pi} f_{sw}(x) dx$$

$$f_{swav} = 2.893 \times 10^4$$

Now, one can calculate switching losses as:

$$P_{cross} = 420 * 3.34 * 10nS * 29kHz$$

$$P_{cross} = 0.4W$$

Turn-on the losses are due to the discharge of the total drain-source capacitance inside the MOSFET.

$$P_{cap} = E_{oss} * f_{swav}$$

Where  $E_{oss}$  is energy contained in the MOSFET output capacitance.

$$P_{cap} = 6uJ * 40kHz = 0.24 W$$

This is the worst case scenario, if MOSFET turns on at max voltage. Because MOSFET operates in QR mode

This value is much smaller, an estimate says that is usually half of this value. So,

$$P_{cap} = 0.12W$$

MOSFET total losses are:

$$P_{tot} = P_{cond} + P_{cros} + P_{cap}$$

$$P_{tot} = 1.2W$$

## 4.5 Boost Diode

The boost freewheeling diode will be a fast recovery one. The value of its DC and RMS current, useful for losses computation, are respectively:

Diode RMS current:

$$RMSd := \frac{1}{3} \cdot \sqrt{\frac{4 \cdot a}{\pi}}$$

$$RMSd = 0.207$$

$$IRMSd := IPKinRMSc$$

$$IRMSd = 1.086$$

The conduction losses can be estimated as follows:

$$P_{Don} = V_{to} * I_{Do} + R_d * I_{Drms}^2$$

Where  $V_{to}$  (threshold voltage) and  $R_d$  (differential resistance) are parameters of the diode.

The breakdown voltage is fixed with the same criteria as the MOSFET.

## 4.6 Output Capacitor:

The output bulk capacitor ( $C_o$ ) selection depends on the DC output voltage, the output power and the desired voltage ripple. The 100 to 120Hz (twice the mains frequency) voltage ripple is a function of the capacitor impedance and the peak capacitor current :

Output capacitor value based on ripple:

$$Cor := \frac{P_o}{4 \cdot \pi \cdot f_l \cdot V_o \cdot \Delta V_o}$$

$$Cor = 2.707 \times 10^{-5}$$

$\Delta V_o$  is usually selected in the range of less than 5% of the output voltage.

Although ESR usually does not affect the output ripple, it has to be taken into account for power losses calculation. The total RMS capacitor ripple current, including mains frequency and switching frequency components, is:

Output capacitor RMS current:

## CrCM PFC Boost Converter Design

$$IRMS_C := \sqrt{IRMS_d^2 - \left(\frac{P_o}{V_o}\right)^2}$$

**IRMS<sub>C</sub> = 1.026**

If the application has to guarantee a specified hold-up time, the selection criterion of the capacitance will change:  $C_o$  has to deliver the output power for a certain time ( $t_{hold}$ ) with a specified maximum dropout voltage:

Output capacitor based on hold up time:

$$C_{oh} := \frac{2 \cdot P_o \cdot t_{hold}}{V_o^2 - V_{omin}^2}$$

**$C_{oh} = 2.268 \times 10^{-5}$**

where  $V_{omin}$  is the minimum output voltage value (which takes load regulation and output ripple into account) and  $V_{opmin}$  is the minimum output operating voltage before the 'power fail' detection from the downstream system supplied by the PFC.

Final selection is larger out of these two:

$$C_o := \max(C_{or}, C_{oh})$$

**$C_o = 2.707 \times 10^{-5}$**

## 4.7 Heatsink

The MOSFET and diode can have separate heatsinks or share the same one, however, the selection of the heatsink is based on its required thermal resistivity.

In case of separate heatsinks for the diode and MOSFET, thermal resistors are modeled as in Figure 4.1.

$$R_{thSA,FET} = \frac{T_{J,FET} - T_A}{P_{FET}} - R_{thCS,FET} - R_{thJC,FET}$$

$$R_{thSA,diode} = \frac{T_{J,diode} - T_A}{P_{diode}} - R_{thCS,diode} - R_{thJC,diode}$$




Figure 4.1

In case of a single heatsink for both the diode and the MOSFET, thermal resistors are modeled as in Figure 4.2.

The maximum heatsink temperature  $T_S$  is the minimum outcome of the two equations below

$$T_S = T_{J,diode} - P_{diode} \cdot (R_{thCS,diode} + R_{thJC,diode})$$

$$T_S = T_{J,FET} - P_{FET} \cdot (R_{thCS,FET} + R_{thJC,FET})$$

Once  $T_S$  is specified, then the heatsink thermal resistance can be calculated.

$$R_{thSA} = \frac{T_S - T_A}{P_{FET} + P_{diode}}$$




Figure 4.2

## CrCM PFC Boost Converter Design

$R_{thJC}$  is the thermal resistance from junction to case, this is specified in the MOSFET and Diode datasheets.

$R_{thCS}$  is the thermal resistance from case to heatsink, typically low compared to the overall thermal resistance, its value depends on the interface material, for example, thermal grease and thermal pad.

$R_{thSA}$  is the thermal resistance from heatsink to ambient, this is specified in the heatsink datasheets, it depends on the heatsink size and design, and is a function of the surroundings, for example, a heatsink could have different values for  $R_{thSA}$  for different airflow conditions.

$T_S$  is the heatsink temperature,  $T_C$  is the case temperature,  $T_A$  is the ambient temperature.

$P_{FET}$  is FET's total power loss,  $P_{diode}$  is diode's total power loss.

## 5 References

- [1] CoolMOS Selection Guide.  
[http://www.infineon.com/dgdl/infineon\\_CoolMOS\\_Selection-Guide.pdf?folderId=db3a304314dca389011528372fbb12ac&fileId=db3a30432f91014f012f95fc7c24399d](http://www.infineon.com/dgdl/infineon_CoolMOS_Selection-Guide.pdf?folderId=db3a304314dca389011528372fbb12ac&fileId=db3a30432f91014f012f95fc7c24399d)
- [2] Infineon Technologies Application Note: "CoolMOS CP - How to make most beneficial use of the latest generation of super junction technology devices". February 2007.  
[http://www.infineon.com/dgdl/Application+Note+CoolMOS+CP+\(+AN\\_CoolMOS\\_CP\\_01\\_Rev.+1.2\).pdf?folderId=db3a304412b407950112b408e8c90004&fileId=db3a304412b407950112b40ac9a40688](http://www.infineon.com/dgdl/Application+Note+CoolMOS+CP+(+AN_CoolMOS_CP_01_Rev.+1.2).pdf?folderId=db3a304412b407950112b408e8c90004&fileId=db3a304412b407950112b40ac9a40688)
- [3] Infineon Technologies Application Note: "AN-PFC-TDA4862-1" Octobar 2003  
<http://www.infineon.com/cms/en/product/power-management-ics/ac/dc/power-control-ics/pfc-dcm-discontinuous-conduction-mode-control-ic-for-smps/channel.html?channel=ff80808112ab681d0112ab6a73f6050c&tab=2>
- [4] ST Application Note: "AN-966 Enhanced transition mode power factor controller"
- [5] Infineon Technologies Application Note: "CCM Boost converter design" by Abdel-Rahman Sam, Infineon Technologies; January 2013
- [6] "PFC topologies and control fundamentals" by Jon Hancock and Mladen Ivankovic, Infineon technologies Detroit PFC training; September 2011.

## Symbols used in formulas

$V_{in\min}$ : Minimum input voltage

$V_o$ : Output voltage

$V_{in\max}$ : Maximum input voltage

$V_o$ : Output voltage

$P_o$ : Output power

$f_{sw}$ : Switching frequency

$T_{sw}$ : Switching time period

$f_{line}$ : line frequency

$L_{in}$ : Input Inductor

$IAV_{in}$ : Inductor average current across the line cycle

$IPK_{in}$ : Inductor peak current

$V_{f,bridge}$ : Bridge diode forward voltage drop

$P_{bridge}$ : Bridge power loss

$R_{on(100C)}$ : MOSFET on resistance at 100°C

$Q_{gs}$ : MOSFET gate-source charge

$Q_{gd}$ : MOSFET gate-drain charge

$Q_g$ : MOSFET total gate charge

$R_g$ : MOSFET gate resistance

$V_{pl}$ : MOSFET gate plateau voltage

$V_{th}$ : MOSFET gate threshold voltage

$t_{on}$ : MOSFET switching on time

$t_{off}$ : MOSFET switching off time

$E_{oss}$ : MOSFET output capacitance switching energy

$IRMS_{sw}$ : MOSFET rms current across the line cycle

$P_{cond}$ : MOSFET conduction loss

$P_{cross}$ : MOSFET switching off power loss

$P_{cap}$ : MOSFET output capacitance switching loss

$I_{D0}$ : Boost diode average current

$I_{RMSd}$ : Boost diode average current

$V_{to}$ : Boost diode threshold forward voltage drop

$P_{Don}$ : Boost diode conduction loss

$C_o$ : Output capacitor

ESR: Output capacitor resistance

$t_{hold}$ : Hold-up time

$V_{omin}$ : Hold up minimum output voltage

$\Delta V_o$ : Output voltage ripple

$IRMS_c$ : Output capacitor rms current