

## General Description

PSoC® 4 is a scalable and reconfigurable platform architecture for a family of programmable embedded system controllers with an ARM® Cortex™-M0+ CPU. It combines programmable and reconfigurable analog and digital blocks with flexible automatic routing. The PSoC 4100S product family is a member of the PSoC 4 platform architecture. It is a combination of a microcontroller with standard communication and timing peripherals, a capacitive touch-sensing system (CapSense) with best-in-class performance, programmable general-purpose continuous-time and switched-capacitor analog blocks, and programmable connectivity. PSoC 4100S products will be upward compatible with members of the PSoC 4 platform for new applications and design needs.

## Features

### 32-bit MCU Subsystem

- 48-MHz ARM Cortex-M0+ CPU
- Up to 64 KB of flash with Read Accelerator
- Up to 8 KB of SRAM

### Programmable Analog

- Two opamps with reconfigurable high-drive external and high-bandwidth internal drive and Comparator modes and ADC input buffering capability. Opamps can operate in Deep Sleep low-power mode.
- 12-bit 1-Msps SAR ADC with differential and single-ended modes, and Channel Sequencer with signal averaging
- Single-slope 10-bit ADC function provided by a capacitance sensing block
- Two current DACs (IDACs) for general-purpose or capacitive sensing applications on any pin
- Two low-power comparators that operate in Deep Sleep low-power mode

### Programmable Digital

- Programmable logic blocks allowing Boolean operations to be performed on port inputs and outputs

### Low-Power 1.71-V to 5.5-V Operation

- Deep Sleep mode with operational analog and 2.5- $\mu$ A digital system current

### Capacitive Sensing

- Cypress CapSense Sigma-Delta (CSD) provides best-in-class signal-to-noise ratio (SNR) (>5:1) and water tolerance
- Cypress-supplied software component makes capacitive sensing design easy
- Automatic hardware tuning (SmartSense™)

### LCD Drive Capability

- LCD segment drive capability on GPIOs

### Serial Communication

- Three independent run-time reconfigurable Serial Communication Blocks (SCBs) with re-configurable I<sup>2</sup>C, SPI, or UART functionality

### Timing and Pulse-Width Modulation

- Five 16-bit timer/counter/pulse-width modulator (TCPWM) blocks
- Center-aligned, Edge, and Pseudo-random modes
- Comparator-based triggering of Kill signals for motor drive and other high-reliability digital logic applications

### Up to 36 Programmable GPIO Pins

- 48-pin TQFP, 44-TQFP, 40-pin QFN, 32-pin QFN, and 35-ball WLCSP packages
- Any GPIO pin can be CapSense, analog, or digital
- Drive modes, strengths, and slew rates are programmable

### PSoC Creator Design Environment


- Integrated Development Environment (IDE) provides schematic design entry and build (with analog and digital automatic routing)
- Applications Programming Interface (API) component for all fixed-function and programmable peripherals

### Industry-Standard Tool Compatibility

- After schematic entry, development can be done with ARM-based industry-standard development tools

## Contents

<b>Functional Definition</b> .....	<b>4</b>
CPU and Memory Subsystem .....	4
System Resources .....	4
Analog Blocks.....	5
Fixed Function Digital.....	5
GPIO .....	6
Special Function Peripherals.....	6
<b>Pinouts</b> .....	<b>7</b>
Alternate Pin Functions .....	9
<b>Power</b> .....	<b>11</b>
Mode 1: 1.8 V to 5.5 V External Supply .....	11
Mode 2: 1.8 V $\pm$ 5% External Supply.....	11
<b>Development Support</b> .....	<b>12</b>
Documentation .....	12
Online .....	12
Tools.....	12
<b>Electrical Specifications</b> .....	<b>13</b>
Absolute Maximum Ratings.....	13
Device Level Specifications.....	13
Analog Peripherals .....	17
Digital Peripherals .....	25
Memory .....	28
System Resources .....	28
<b>Ordering Information</b> .....	<b>31</b>
<b>Packaging</b> .....	<b>34</b>
Package Diagrams.....	35
<b>Acronyms</b> .....	<b>38</b>
<b>Document Conventions</b> .....	<b>40</b>
Units of Measure .....	40
<b>Revision History</b> .....	<b>41</b>
<b>Sales, Solutions, and Legal Information</b> .....	<b>42</b>
Worldwide Sales and Design Support.....	42
Products .....	42
PSoC® Solutions .....	42
Cypress Developer Community.....	42
Technical Support .....	42

**Figure 1. Block Diagram**


PSoC 4100S devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The ARM Serial-Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator IDE provides fully integrated programming and debug support for the PSoC 4100S devices. The SWD interface is fully compatible with industry-standard third-party tools. The PSoC 4100S family provides a level of security not possible with multi-chip application solutions or with microcontrollers. It has the following advantages:

- Allows disabling of debug features
- Robust flash protection
- Allows customer-proprietary functionality to be implemented in on-chip programmable blocks

The debug circuits are enabled by default and can be disabled in firmware. If they are not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging. Thus firmware control of debugging cannot be over-ridden without erasing the firmware thus providing security.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. All programming, debug, and test interfaces are disabled when maximum device security is enabled. Therefore, PSoC 4100S, with device security enabled, may not be returned for failure analysis. This is a trade-off the PSoC 4100S allows the customer to make.

## Functional Definition

### CPU and Memory Subsystem

#### CPU

The Cortex-M0+ CPU in the PSoC 4100S is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. Most instructions are 16 bits in length and the CPU executes a subset of the Thumb-2 instruction set. It includes a nested vectored interrupt controller (NVIC) block with eight interrupt inputs and also includes a Wakeup Interrupt Controller (WIC). The WIC can wake the processor from Deep Sleep mode, allowing power to be switched off to the main processor when the chip is in Deep Sleep mode.

The CPU also includes a debug interface, the serial wire debug (SWD) interface, which is a two-wire form of JTAG. The debug configuration used for PSoC 4100S has four breakpoint (address) comparators and two watchpoint (data) comparators.

#### Flash

The PSoC 4100S device has a flash module with a flash accelerator, tightly coupled to the CPU to improve average access times from the flash block. The low-power flash block is designed to deliver two wait-state (WS) access time at 48 MHz. The flash accelerator delivers 85% of single-cycle SRAM access performance on average.

#### SRAM

Eight KB of SRAM are provided with zero wait-state access at 48 MHz.

#### SROM

An 8 KB supervisory ROM that contains boot and configuration routines is provided.

## System Resources

### Power System

The power system is described in detail in the section [Power on page 11](#). It provides assurance that voltage levels are as required for each respective mode and either delays mode entry (for example, on power-on reset (POR)) until voltage levels are as required for proper functionality, or generates resets (for example, on brown-out detection). The PSoC 4100S operates with a single external supply over the range of either 1.8 V  $\pm 5\%$  (externally regulated) or 1.8 to 5.5 V (internally regulated) and has three different power modes, transitions between which are managed by the power system. The PSoC 4100S provides Active, Sleep, and Deep Sleep low-power modes.

All subsystems are operational in Active mode. The CPU subsystem (CPU, flash, and SRAM) is clock-gated off in Sleep mode, while all peripherals and interrupts are active with instantaneous wake-up on a wake-up event. In Deep Sleep mode, the high-speed clock and associated circuitry is switched off; wake-up from this mode takes 35  $\mu$ s. The opamps can remain operational in Deep Sleep mode.


### Clock System

The PSoC 4100S clock system is responsible for providing clocks to all subsystems that require clocks and for switching

between different clock sources without glitching. In addition, the clock system ensures that there are no metastable conditions.

The clock system for the PSoC 4100S consists of the internal main oscillator (IMO), internal low-frequency oscillator (ILO), a 32 kHz Watch Crystal Oscillator (WCO) and provision for an external clock. Clock dividers are provided to generate clocks for peripherals on a fine-grained basis. Fractional dividers are also provided to enable clocking of higher data rates for UARTs.

**Figure 2. PSoC 4100S MCU Clocking Architecture**



The HFCLK signal can be divided down to generate synchronous clocks for the analog and digital peripherals. There are eight clock dividers for the PSoC 4100S; two of those are fractional dividers. The 16-bit capability allows flexible generation of fine-grained frequency values and is fully supported in PSoC Creator.

### IMO Clock Source

The IMO is the primary source of internal clocking in the PSoC 4100S. It is trimmed during testing to achieve the specified accuracy. The IMO default frequency is 24 MHz and it can be adjusted from 24 to 48 MHz in steps of 4 MHz. The IMO tolerance with Cypress-provided calibration settings is  $\pm 2\%$ .

### ILO Clock Source

The ILO is a very low power, nominally 40-kHz oscillator, which is primarily used to generate clocks for the watchdog timer (WDT) and peripheral operation in Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy. Cypress provides a software component, which does the calibration.

### Watch Crystal Oscillator (WCO)

The PSoC 4100S clock subsystem also implements a low-frequency (32-kHz watch crystal) oscillator that can be used for precision timing applications.

### Watchdog Timer

A watchdog timer is implemented in the clock block running from the ILO; this allows watchdog operation during Deep Sleep and generates a watchdog reset if not serviced before the set timeout occurs. The watchdog reset is recorded in a Reset Cause register, which is firmware readable.

## Reset

The PSoC 4100S can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the reset. An XRES pin is reserved for external reset by asserting it active low. The XRES pin has an internal pull-up resistor that is always enabled.

## Analog Blocks

### 12-bit SAR ADC


The 12-bit, 1-Msps SAR ADC can operate at a maximum clock rate of 18 MHz and requires a minimum of 18 clocks at that frequency to do a 12-bit conversion.

The Sample-and-Hold (S/H) aperture is programmable allowing the gain bandwidth requirements of the amplifier driving the SAR inputs, which determine its settling time, to be relaxed if required. It is possible to provide an external bypass (through a fixed pin location) for the internal reference amplifier.

The SAR is connected to a fixed set of pins through an 8-input sequencer. The sequencer cycles through selected channels autonomously (sequencer scan) with zero switching overhead (that is, aggregate sampling bandwidth is equal to 1 Msps whether it is for a single channel or distributed over several channels). The sequencer switching is effected through a state machine or through firmware driven switching. A feature provided by the sequencer is buffering of each channel to reduce CPU interrupt service requirements. To accommodate signals with varying source impedance and frequency, it is possible to have different sample times programmable for each channel. Also, signal range specification through a pair of range registers (low and high range values) is implemented with a corresponding out-of-range interrupt if the digitized value exceeds the programmed range; this allows fast detection of out-of-range values without the necessity of having to wait for a sequencer scan to be completed and the CPU to read the values and check for out-of-range values in software.

The SAR is not available in Deep Sleep mode as it requires a high-speed clock (up to 18 MHz). The SAR operating range is 1.71 V to 5.5 V.

**Figure 3. SAR ADC**



### Two Opamps (Continuous-Time Block; CTB)

The PSoC 4100S has two opamps with Comparator modes which allow most common analog functions to be performed on-chip eliminating external components; PGAs, Voltage

Buffers, Filters, Trans-Impedance Amplifiers, and other functions can be realized, in some cases with external passives, saving power, cost, and space. The on-chip opamps are designed with enough bandwidth to drive the Sample-and-Hold circuit of the ADC without requiring external buffering.

### Low-power Comparators (LPC)

The PSoC 4100S has a pair of low-power comparators, which can also operate in Deep Sleep modes. This allows the analog system blocks to be disabled while retaining the ability to monitor external voltage levels during low-power modes. The comparator outputs are normally synchronized to avoid metastability unless operating in an asynchronous power mode where the system wake-up circuit is activated by a comparator switch event. The LPC outputs can be routed to pins.

### Current DACs

The PSoC 4100S has two IDACs, which can drive any of the pins on the chip. These IDACs have programmable current ranges.

### Analog Multiplexed Buses

The PSoC 4100S has two concentric independent buses that go around the periphery of the chip. These buses (called amux buses) are connected to firmware-programmable analog switches that allow the chip's internal resources (IDACs, comparator) to connect to any pin on the I/O Ports.

### Programmable Digital Blocks

The Programmable I/O (PRGIO will be branded Smart I/O pending legal clearance) block is a fabric of switches and LUTs that allows Boolean functions to be performed in signals being routed to the pins of a GPIO port. The PRGIO can perform logical operations on input pins to the chip and on signals going out as outputs.

### Fixed Function Digital

#### Timer/Counter/PWM (TCPWM) Block

The TCPWM block consists of a 16-bit counter with user-programmable period length. There is a capture register to record the count value at the time of an event (which may be an I/O event), a period register that is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals that are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as dead-band programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor drive systems when an over-current state is indicated and the PWM driving the FETs needs to be shut off immediately with no time for software intervention. There are five TCPWM blocks in the PSoC 4100S.

#### Serial Communication Block (SCB)

The PSoC 4100S has three serial communication blocks, which can be programmed to have SPI, I2C, or UART functionality.

**I<sup>2</sup>C Mode:** The hardware I<sup>2</sup>C block implements a full multi-master and slave interface (it is capable of multi-master arbitration). This block is capable of operating at speeds of up to 400 kbps (Fast Mode) and has flexible buffering options to

reduce interrupt overhead and latency for the CPU. It also supports EZI2C that creates a mailbox address range in the memory of the PSoC 4100S and effectively reduces I<sup>2</sup>C communication to reading from and writing to an array in memory. In addition, the block supports an 8-deep FIFO for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduces the need for clock stretching caused by the CPU not having read data on time.

The I<sup>2</sup>C peripheral is compatible with the I<sup>2</sup>C Standard-mode and Fast-mode devices as defined in the NXP I<sup>2</sup>C-bus specification and user manual (UM10204). The I<sup>2</sup>C bus I/O is implemented with GPIO in open-drain modes.

The PSoC 4100S is not completely compliant with the I<sup>2</sup>C spec in the following respect:

- GPIO cells are not overvoltage tolerant and, therefore, cannot be hot-swapped or powered up independently of the rest of the I<sup>2</sup>C system.

**UART Mode:** This is a full-feature UART operating at up to 1 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols, all of which are minor variants of the basic UART protocol. In addition, it supports the 9-bit multiprocessor mode that allows addressing of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported. An 8-deep FIFO allows much greater CPU service latencies to be tolerated.

**SPI Mode:** The SPI mode supports full Motorola SPI, TI SSP (adds a start pulse used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI). The SPI block can use the FIFO.

## GPIO

The PSoC 4100S has up to 36 GPIOs. The GPIO block implements the following:

- Eight drive modes:
  - Analog input mode (input and output buffers disabled)
  - Input only
  - Weak pull-up with strong pull-down
  - Strong pull-up with weak pull-down
  - Open drain with strong pull-down
  - Open drain with strong pull-up
  - Strong pull-up with strong pull-down
  - Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTL).
- Individual control of input and output buffer enabling/disabling in addition to the drive strength modes
- Selectable slew rates for dV/dt related noise control to improve EMI

The pins are organized in logical entities called ports, which are 8-bit in width (less for Ports 2 and 3). During power-on and reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin.

Data output and pin state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.

Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it (5 for PSoC 4100S).

## Special Function Peripherals

### CapSense

CapSense is supported in the PSoC 4100S through a CapSense Sigma-Delta (CSD) block that can be connected to any pins through an analog multiplex bus via analog switches. CapSense function can thus be provided on any available pin or group of pins in a system under software control. A PSoC Creator component is provided for the CapSense block to make it easy for the user.

Shield voltage can be driven on another analog multiplex bus to provide water-tolerance capability. Water tolerance is provided by driving the shield electrode in phase with the sense electrode to keep the shield capacitance from attenuating the sensed input. Proximity sensing can also be implemented.

The CapSense block has two IDACs, which can be used for general purposes if CapSense is not being used (both IDACs are available in that case) or if CapSense is used without water tolerance (one IDAC is available).

The CapSense block also provides a 10-bit Slope ADC function which can be used in conjunction with the CapSense function.

The CapSense block is an advanced, low-noise, programmable block with programmable voltage references and current source ranges for improved sensitivity and flexibility. It can also use an external reference voltage. It has a full-wave CSD mode that alternates sensing to VDDA and ground to null out power-supply related noise.

### LCD Segment Drive

The PSoC 4100S has an LCD controller, which can drive up to 4 commons and up to 32 segments. It uses full digital methods to drive the LCD segments requiring no generation of internal LCD voltages. The two methods used are referred to as Digital Correlation and PWM. Digital Correlation pertains to modulating the frequency and drive levels of the common and segment signals to generate the highest RMS voltage across a segment to light it up or to keep the RMS signal to zero. This method is good for STN displays but may result in reduced contrast with TN (cheaper) displays. PWM pertains to driving the panel with PWM signals to effectively use the capacitance of the panel to provide the integration of the modulated pulse-width to generate the desired LCD voltage. This method results in higher power consumption but can result in better results when driving TN displays. LCD operation is supported during Deep Sleep refreshing a small display buffer (4 bits; 1 32-bit register per port).

## Pinouts

The following table provides the pin list for PSoC 4100S for the 48-pin TQFP, 44-TQFP, 40-pin QFN, 32-pin QFN, and 35-ball CSP packages. All port pins support GPIO.

**Table 1. Pin List**

48-TQFP		44-TQFP		40-QFN		32-QFN		35-CSP	
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
28	P0.0	24	P0.0	22	P0.0	17	P0.0	C3	P0.0
29	P0.1	25	P0.1	23	P0.1	18	P0.1	A5	P0.1
30	P0.2	26	P0.2	24	P0.2	19	P0.2	A4	P0.2
31	P0.3	27	P0.3	25	P0.3	20	P0.3	A3	P0.3
32	P0.4	28	P0.4	26	P0.4	21	P0.4	B3	P0.4
33	P0.5	29	P0.5	27	P0.5	22	P0.5	A6	P0.5
34	P0.6	30	P0.6	28	P0.6	23	P0.6	B4	P0.6
35	P0.7	31	P0.7	29	P0.7			B5	P0.7
36	XRES	32	XRES	30	XRES	24	XRES	B6	XRES
37	VCCD	33	VCCD	31	VCCD	25	VCCD	A7	VCCD
38	VSSD			DN	VSSD	26	VSSD	B7	VSS
39	VDDD	34	VDDD	32	VDDD			C7	VDD
40	VDDA	35	VDDA	33	VDDA	27	VDD	C7	VDD
41	VSSA	36	VSSA	34	VSSA	28	VSSA	B7	VSS
42	P1.0	37	P1.0	35	P1.0	29	P1.0	C4	P1.0
43	P1.1	38	P1.1	36	P1.1	30	P1.1	C5	P1.1
44	P1.2	39	P1.2	37	P1.2	31	P1.2	C6	P1.2
45	P1.3	40	P1.3	38	P1.3	32	P1.3	D7	P1.3
46	P1.4	41	P1.4	39	P1.4			D4	P1.4
47	P1.5	42	P1.5					D5	P1.5
48	P1.6	43	P1.6					D6	P1.6
1	P1.7/VREF	44	P1.7/VREF	40	P1.7/VREF	1	P1.7/VREF	E7	P1.7/VREF
2	P2.0	2	P2.0	1	P2.0	2	P2.0		
3	P2.1	3	P2.1	2	P2.1	3	P2.1		
4	P2.2	4	P2.2	3	P2.2	4	P2.2	D3	P2.2
5	P2.3	5	P2.3	4	P2.3	5	P2.3	E4	P2.3
6	P2.4	6	P2.4	5	P2.4			E5	P2.4
7	P2.5	7	P2.5	6	P2.5	6	P2.5	E6	P2.5
8	P2.6	8	P2.6	7	P2.6	7	P2.6	E3	P2.6
9	P2.7	9	P2.7	8	P2.7	8	P2.7	E2	P2.7
10	VSSD			9	VSSD				
12	P3.0	11	P3.0	10	P3.0	9	P3.0	E1	P3.0
13	P3.1	12	P3.1	11	P3.1	10	P3.1	D2	P3.1
14	P3.2	13	P3.2	12	P3.2	11	P3.2	D1	P3.2
16	P3.3	14	P3.3	13	P3.3	12	P3.3	C1	P3.3
17	P3.4	15	P3.4	14	P3.4			C2	P3.4
18	P3.5	16	P3.5	15	P3.5				
19	P3.6	17	P3.6	16	P3.6				

**Table 1. Pin List (continued)**

48-TQFP		44-TQFP		40-QFN		32-QFN		35-CSP	
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
20	P3.7	18	P3.7	17	P3.7				
21	VDDD	19	VDDD						
22	P4.0	20	P4.0	18	P4.0	13	P4.0	B1	P4.0
23	P4.1	21	P4.1	19	P4.1	14	P4.1	B2	P4.1
24	P4.2	22	P4.2	20	P4.2	15	P4.2	A2	P4.2
25	P4.3	23	P4.3	21	P4.3	16	P4.3	A1	P4.3

Note: Pins 11, 15, 26, and 27 are No Connects (NC) on the 48-pin TQFP. Pins 1 and 10 are Do Not Connects (DNC) on the 44-pin TQFP. This means that they must not be connected to any PCB trace or component.

**Descriptions of the Power pins are as follows:**

VDDD: Power supply for the digital section.

VDDA: Power supply for the analog section.

VSSD, VSSA: Ground pins for the digital and analog sections respectively.

VCCD: Regulated digital supply (1.8 V ±5%)

## Alternate Pin Functions

Each Port pin can be assigned to one of multiple functions; it can, for instance, be an analog I/O, a digital peripheral function, an LCD pin, or a CapSense pin. The pin assignments are shown in the following table. PRGIO will be branded Smart I/O pending legal clearance.


Port/Pin	Analog	Smart I/O	Alternate Function 1	Alternate Function 2	Alternate Function 3	Deep Sleep 1	Deep Sleep 2
P0.0	lpcOMP.in_p[0]				tcpWM.tr_in[0]	scb[2].i2c_scl:0	scb[0].spi_select1:0
P0.1	lpcOMP.in_n[0]				tcpWM.tr_in[1]	scb[2].i2c_sda:0	scb[0].spi_select2:0
P0.2	lpcOMP.in_p[1]						scb[0].spi_select3:0
P0.3	lpcOMP.in_n[1]						scb[2].spi_select0
P0.4	wco.wco_in			scb[1].uart_rx:0	scb[2].uart_rx:0	scb[1].i2c_scl:0	scb[1].spi_mosi:1
P0.5	wco.wco_out			scb[1].uart_tx:0	scb[2].uart_tx:0	scb[1].i2c_sda:0	scb[1].spi_miso:1
P0.6			srss.ext_clk	scb[1].uart_cts:0	scb[2].uart_tx:1		scb[1].spi_clk:1
P0.7			tcpWM.line[0]:2	scb[1].uart_rts:0			scb[1].spi_select0:1
P1.0	ctb0_oa0+		tcpWM.line[2]:1	scb[0].uart_rx:1		scb[0].i2c_scl:0	scb[0].spi_mosi:1
P1.1	ctb0_oa0-		tcpWM.line_compl[2]:1	scb[0].uart_tx:1		scb[0].i2c_sda:0	scb[0].spi_miso:1
P1.2	ctb0_oa0_out		tcpWM.line[3]:1	scb[0].uart_cts:1	tcpWM.tr_in[2]	scb[2].i2c_scl:1	scb[0].spi_clk:1
P1.3	ctb0_oa1_out		tcpWM.line_compl[3]:1	scb[0].uart_rts:1	tcpWM.tr_in[3]	scb[2].i2c_sda:1	scb[0].spi_select0:1
P1.4	ctb0_oa1-						scb[0].spi_select1:1
P1.5	ctb0_oa1+						scb[0].spi_select2:1
P1.6	ctb0_oa0+						scb[0].spi_select3:1
P1.7	ctb0_oa1+ sar_ext_vref0 sar_ext_vref1						scb[2].spi_clk
P2.0	sarmux[0]	prgIO[0].io[0]	tcpWM.line[4]:0	csd.comp	tcpWM.tr_in[4]	scb[1].i2c_scl:1	scb[1].spi_mosi:2
P2.1	sarmux[1]	prgIO[0].io[1]	tcpWM.line_compl[4]:0		tcpWM.tr_in[5]	scb[1].i2c_sda:1	scb[1].spi_miso:2
P2.2	sarmux[2]	prgIO[0].io[2]					scb[1].spi_clk:2
P2.3	sarmux[3]	prgIO[0].io[3]					scb[1].spi_select0:2

Port/Pin	Analog	Smart I/O	Alternate Function 1	Alternate Function 2	Alternate Function 3	Deep Sleep 1	Deep Sleep 2
P2.4	sarmux[4]	prg[0].io[4]	tcpwm.line[0]:1				scb[1].spi_select1:1
P2.5	sarmux[5]	prg[0].io[5]	tcpwm.line_compl[0]:1				scb[1].spi_select2:1
P2.6	sarmux[6]	prg[0].io[6]	tcpwm.line[1]:1				scb[1].spi_select3:1
P2.7	sarmux[7]	prg[0].io[7]	tcpwm.line_compl[1]:1			lpcomp.comp[0]:1	scb[2].spi_mosi
P3.0		prg[1].io[0]	tcpwm.line[0]:0	scb[1].uart_rx:1		scb[1].i2c_scl:2	scb[1].spi_mosi:0
P3.1		prg[1].io[1]	tcpwm.line_compl[0]:0	scb[1].uart_tx:1		scb[1].i2c_sda:2	scb[1].spi_miso:0
P3.2		prg[1].io[2]	tcpwm.line[1]:0	scb[1].uart_cts:1		cpuss.swd_data	scb[1].spi_clk:0
P3.3		prg[1].io[3]	tcpwm.line_compl[1]:0	scb[1].uart_rts:1		cpuss.swd_clk	scb[1].spi_select0:0
P3.4		prg[1].io[4]	tcpwm.line[2]:0		tcpwm.tr_in[6]		scb[1].spi_select1:0
P3.5		prg[1].io[5]	tcpwm.line_compl[2]:0				scb[1].spi_select2:0
P3.6		prg[1].io[6]	tcpwm.line[3]:0				scb[1].spi_select3:0
P3.7		prg[1].io[7]	tcpwm.line_compl[3]:0			lpcomp.comp[1]:1	scb[2].spi_miso
P4.0	csd.vref_ext			scb[0].uart_rx:0		scb[0].i2c_scl:1	scb[0].spi_mosi:0
P4.1	csd.cshieldpads			scb[0].uart_tx:0		scb[0].i2c_sda:1	scb[0].spi_miso:0
P4.2	csd.cmodpad			scb[0].uart_cts:0		lpcomp.comp[0]:0	scb[0].spi_clk:0
P4.3	csd.csh_tank			scb[0].uart_rts:0		lpcomp.comp[1]:0	scb[0].spi_select0:0

## Power

The following power system diagram shows the set of power supply pins as implemented for the PSoC 4100S. The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the  $V_{DD}$  input.


**Figure 4. Power Supply Connections**



There are two distinct modes of operation. In Mode 1, the supply voltage range is 1.8 V to 5.5 V (unregulated externally; internal regulator operational). In Mode 2, the supply range is 1.8 V  $\pm$ 5% (externally regulated; 1.71 to 1.89, internal regulator bypassed).

**Figure 5. External Supply Range from 1.8 V to 5.5 V with Internal Regulator Active**

Power supply bypass connections example



### Mode 1: 1.8 V to 5.5 V External Supply

In this mode, the PSoC 4100S is powered by an external power supply that can be anywhere in the range of 1.8 to 5.5 V. This range is also designed for battery-powered operation. For example, the chip can be powered from a battery system that starts at 3.5 V and works down to 1.8 V. In this mode, the internal regulator of the PSoC 4100S supplies the internal logic and its output is connected to the  $V_{CCD}$  pin. The  $V_{CCD}$  pin must be bypassed to ground via an external capacitor (0.1  $\mu$ F; X5R ceramic or better) and must not be connected to anything else.

### Mode 2: 1.8 V $\pm$ 5% External Supply

In this mode, the PSoC 4100S is powered by an external power supply that must be within the range of 1.71 to 1.89 V; note that this range needs to include the power supply ripple too. In this mode, the  $V_{DD}$  and  $V_{CCD}$  pins are shorted together and bypassed. The internal regulator can be disabled in the firmware.

Bypass capacitors must be used from  $V_{DDD}$  to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1- $\mu$ F range, in parallel with a smaller capacitor (0.1  $\mu$ F, for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

An example of a bypass scheme is shown in the following diagram.

## Development Support

The PSoC 4100S family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit [www.cypress.com/go/psoc4](http://www.cypress.com/go/psoc4) to find out more.

### Documentation

A suite of documentation supports the PSoC 4100S family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

**Software User Guide:** A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

**Component Datasheets:** The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

**Application Notes:** PSoC application notes discuss a particular application of PSoC in depth; examples include brushless DC motor control and on-chip filtering. Application notes often include example projects in addition to the application note document.

**Technical Reference Manual:** The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers. The TRM is available in the Documentation section at [www.cypress.com/psoc4](http://www.cypress.com/psoc4).

### Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

### Tools

With industry standard cores, programming, and debugging interfaces, the PSoC 4100S family is part of a development tool ecosystem. Visit us at [www.cypress.com/go/psoccreator](http://www.cypress.com/go/psoccreator) for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.

## Electrical Specifications

### Absolute Maximum Ratings

**Table 2. Absolute Maximum Ratings<sup>[1]</sup>**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID1	$V_{DDD\_ABS}$	Digital supply relative to $V_{SS}$	-0.5	-	6	V	-
SID2	$V_{CCD\_ABS}$	Direct digital core voltage input relative to $V_{SS}$	-0.5	-	1.95		-
SID3	$V_{GPIO\_ABS}$	GPIO voltage	-0.5	-	$V_{DD}+0.5$		-
SID4	$I_{GPIO\_ABS}$	Maximum current per GPIO	-25	-	25	mA	-
SID5	$I_{GPIO\_injection}$	GPIO injection current, Max for $V_{IH} > V_{DDD}$ , and Min for $V_{IL} < V_{SS}$	-0.5	-	0.5		Current injected per pin
BID44	ESD_HBM	Electrostatic discharge human body model	2200	-	-	V	-
BID45	ESD_CDM	Electrostatic discharge charged device model	500	-	-		-
BID46	LU	Pin current for latch-up	-140	-	140	mA	-

### Device Level Specifications

All specifications are valid for  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$  and  $T_J \leq 100^{\circ}\text{C}$ , except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

**Table 3. DC Specifications**

Typical values measured at  $V_{DD} = 3.3$  V and 25 °C.

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID53	$V_{DD}$	Power supply input voltage	1.8	-	5.5	V	Internally regulated supply
SID255	$V_{DD}$	Power supply input voltage ( $V_{CCD} = V_{DDD} = V_{DDA}$ )	1.71	-	1.89		Internally unregulated supply
SID54	$V_{CCD}$	Output voltage (for core logic)	-	1.8	-	$\mu\text{F}$	-
SID55	$C_{EFC}$	External regulator voltage bypass	-	0.1	-		X5R ceramic or better
SID56	$C_{EXC}$	Power supply bypass capacitor	-	1	-	$\mu\text{F}$	X5R ceramic or better

### Active Mode, $V_{DD} = 1.8$ V to 5.5 V. Typical values measured at $VDD = 3.3$ V and 25 °C.

SID10	$I_{DD5}$	Execute from flash; CPU at 6 MHz	-	2	-	mA	-
SID16	$I_{DD8}$	Execute from flash; CPU at 24 MHz	-	5.6	-		-
SID19	$I_{DD11}$	Execute from flash; CPU at 48 MHz	-	10.4	-		-

### Sleep Mode, $V_{DDD} = 1.8$ V to 5.5 V (Regulator on)

SID22	IDD17	$I^2\text{C}$ wakeup WDT, and Comparators on	-	1.1	-	mA	6 MHz
SID25	IDD20	$I^2\text{C}$ wakeup, WDT, and Comparators on.	-	3.1	-		12 MHz

#### Note

1. Usage above the absolute maximum conditions listed in Table 2 may cause permanent damage to the device. Exposure to Absolute Maximum conditions for extended periods of time may affect device reliability. The Maximum Storage Temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below Absolute Maximum conditions but above normal operating conditions, the device may not operate to specification.

**Table 3. DC Specifications (continued)**

Typical values measured at  $V_{DD} = 3.3$  V and 25 °C.

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
<b>Sleep Mode, <math>V_{DDD} = 1.71</math> V to 1.89 V (Regulator bypassed)</b>							
SID28	IDD23	$I^2C$ wakeup, WDT, and Comparators on	–	1.1	–	mA	6 MHz
SID28A	IDD23A	$I^2C$ wakeup, WDT, and Comparators on	–	3.1	–	mA	12 MHz
<b>Deep Sleep Mode, <math>V_{DD} = 1.8</math> V to 3.6 V (Regulator on)</b>							
SID31	$I_{DD26}$	$I^2C$ wakeup and WDT on	–	2.5	–	$\mu A$	–
<b>Deep Sleep Mode, <math>V_{DD} = 3.6</math> V to 5.5 V (Regulator on)</b>							
SID34	$I_{DD29}$	$I^2C$ wakeup and WDT on	–	2.5	–	$\mu A$	–
<b>Deep Sleep Mode, <math>V_{DD} = V_{CCD} = 1.71</math> V to 1.89 V (Regulator bypassed)</b>							
SID37	$I_{DD32}$	$I^2C$ wakeup and WDT on	–	2.5	–	$\mu A$	–
<b>XRES Current</b>							
SID307	$I_{DD\_XR}$	Supply current while XRES asserted	–	2	5	mA	–

**Table 4. AC Specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID48	$F_{CPU}$	CPU frequency	DC	–	48	MHz	$1.71 \leq V_{DD} \leq 5.5$
SID49 <sup>[3]</sup>	$T_{SLEEP}$	Wakeup from Sleep mode	–	0	–	$\mu s$	
SID50 <sup>[3]</sup>	$T_{DEEPSLEEP}$	Wakeup from Deep Sleep mode	–	35	–		

**Note**

2. Guaranteed by characterization.

**GPIO**
**Table 5. GPIO DC Specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID57	$V_{IH}^{[3]}$	Input voltage high threshold	$0.7 \times V_{DDD}$	—	—	V	CMOS Input
SID58	$V_{IL}$	Input voltage low threshold	—	—	$0.3 \times V_{DDD}$		CMOS Input
SID241	$V_{IH}^{[3]}$	LVTTL input, $V_{DDD} < 2.7$ V	$0.7 \times V_{DDD}$	—	—		—
SID242	$V_{IL}$	LVTTL input, $V_{DDD} < 2.7$ V	—	—	$0.3 \times V_{DDD}$		—
SID243	$V_{IH}^{[3]}$	LVTTL input, $V_{DDD} \geq 2.7$ V	2.0	—	—		—
SID244	$V_{IL}$	LVTTL input, $V_{DDD} \geq 2.7$ V	—	—	0.8		—
SID59	$V_{OH}$	Output voltage high level	$V_{DDD} - 0.6$	—	—		$I_{OH} = 4$ mA at 3 V $V_{DDD}$
SID60	$V_{OH}$	Output voltage high level	$V_{DDD} - 0.5$	—	—		$I_{OH} = 1$ mA at 3 V $V_{DDD}$
SID61	$V_{OL}$	Output voltage low level	—	—	0.6		$I_{OL} = 4$ mA at 1.8 V $V_{DDD}$
SID62	$V_{OL}$	Output voltage low level	—	—	0.6		$I_{OL} = 10$ mA at 3 V $V_{DDD}$
SID62A	$V_{OL}$	Output voltage low level	—	—	0.4		$I_{OL} = 3$ mA at 3 V $V_{DDD}$
SID63	$R_{PULLUP}$	Pull-up resistor	3.5	5.6	8.5	kΩ	—
SID64	$R_{PULLDOWN}$	Pull-down resistor	3.5	5.6	8.5		—
SID65	$I_{IL}$	Input leakage current (absolute value)	—	—	2	nA	$25$ °C, $V_{DDD} = 3.0$ V
SID66	$C_{IN}$	Input capacitance	—	—	7	pF	—
SID67 <sup>[4]</sup>	$V_{HYSTTL}$	Input hysteresis LVTTL	25	40	—	mV	$V_{DDD} \geq 2.7$ V
SID68 <sup>[4]</sup>	$V_{HYSCMOS}$	Input hysteresis CMOS	$0.05 \times V_{DDD}$	—	—		$V_{DD} < 4.5$ V
SID68A <sup>[4]</sup>	$V_{HYSCMOS5V5}$	Input hysteresis CMOS	200	—	—		$V_{DD} > 4.5$ V
SID69 <sup>[4]</sup>	$I_{DIODE}$	Current through protection diode to $V_{DD}/V_{SS}$	—	—	100	μA	—
SID69A <sup>[4]</sup>	$I_{TOT\_GPIO}$	Maximum total source or sink chip current	—	—	200	mA	—

**Table 6. GPIO AC Specifications**

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID70	$T_{RISEF}$	Rise time in fast strong mode	2	—	12	ns	$3.3$ V $V_{DDD}$ , $C_{load} = 25$ pF
SID71	$T_{FALLF}$	Fall time in fast strong mode	2	—	12		$3.3$ V $V_{DDD}$ , $C_{load} = 25$ pF
SID72	$T_{RISES}$	Rise time in slow strong mode	10	—	60	—	$3.3$ V $V_{DDD}$ , $C_{load} = 25$ pF
SID73	$T_{FALLS}$	Fall time in slow strong mode	10	—	60	—	$3.3$ V $V_{DDD}$ , $C_{load} = 25$ pF

**Notes**

3.  $V_{IH}$  must not exceed  $V_{DDD} + 0.2$  V.
4. Guaranteed by characterization.

**Table 6. GPIO AC Specifications**

(Guaranteed by Characterization) (continued)

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID74	$F_{GPIOUT1}$	GPIO $F_{OUT}$ ; $3.3 \text{ V} \leq V_{DDD} \leq 5.5 \text{ V}$ Fast strong mode	–	–	33	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID75	$F_{GPIOUT2}$	GPIO $F_{OUT}$ ; $1.71 \text{ V} \leq V_{DDD} \leq 3.3 \text{ V}$ Fast strong mode	–	–	16.7		90/10%, 25 pF load, 60/40 duty cycle
SID76	$F_{GPIOUT3}$	GPIO $F_{OUT}$ ; $3.3 \text{ V} \leq V_{DDD} \leq 5.5 \text{ V}$ Slow strong mode	–	–	7		90/10%, 25 pF load, 60/40 duty cycle
SID245	$F_{GPIOUT4}$	GPIO $F_{OUT}$ ; $1.71 \text{ V} \leq V_{DDD} \leq 3.3 \text{ V}$ Slow strong mode.	–	–	3.5		90/10%, 25 pF load, 60/40 duty cycle
SID246	$F_{GPIOIN}$	GPIO input operating frequency; $1.71 \text{ V} \leq V_{DDD} \leq 5.5 \text{ V}$	–	–	48		90/10% $V_{IO}$

XRES

**Table 7. XRES DC Specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID77	$V_{IH}$	Input voltage high threshold	$0.7 \times V_{DDD}$	–	–	V	CMOS Input
SID78	$V_{IL}$	Input voltage low threshold	–	–	$0.3 \times V_{DDD}$		
SID79	$R_{PULLUP}$	Pull-up resistor	–	60	–	kΩ	–
SID80	$C_{IN}$	Input capacitance	–	–	7	pF	–
SID81 <sup>[5]</sup>	$V_{HYSXRES}$	Input voltage hysteresis	–	100	–	mV	Typical hysteresis is 200 mV for $V_{DD} > 4.5 \text{ V}$
SID82	$I_{DIODE}$	Current through protection diode to $V_{DD}/V_{SS}$	–	–	100	μA	–

**Table 8. XRES AC Specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID83 <sup>[5]</sup>	$T_{RESETWIDTH}$	Reset pulse width	1	–	–	μs	–
BID194 <sup>[5]</sup>	$T_{RESETWAKE}$	Wake-up time from reset release	–	–	2.7	ms	–

**Note**

5. Guaranteed by characterization.

## Analog Peripherals

**Table 9. CTBm Opamp Specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
	$I_{DD}$	Opamp block current, External load					
SID269	$I_{DD\_HI}$	power=hi	—	1100	1850	$\mu A$	—
SID270	$I_{DD\_MED}$	power=med	—	550	950		—
SID271	$I_{DD\_LOW}$	power=lo	—	150	350		—
	$G_{BW}$	Load = 20 pF, 0.1 mA $V_{DDA} = 2.7 V$					
SID272	$G_{BW\_HI}$	power=hi	6	—	—	MHz	Input and output are 0.2 V to $V_{DDA}$ -0.2 V
SID273	$G_{BW\_MED}$	power=med	3	—	—		Input and output are 0.2 V to $V_{DDA}$ -0.2 V
SID274	$G_{BW\_LO}$	power=lo	—	1	—		Input and output are 0.2 V to $V_{DDA}$ -0.2 V
	$I_{OUT\_MAX}$	$V_{DDA} = 2.7 V$ , 500 mV from rail					
SID275	$I_{OUT\_MAX\_HI}$	power=hi	10	—	—	mA	Output is 0.5 V $V_{DDA}$ -0.5 V
SID276	$I_{OUT\_MAX\_MID}$	power=mid	10	—	—		Output is 0.5 V $V_{DDA}$ -0.5 V
SID277	$I_{OUT\_MAX\_LO}$	power=lo	—	5	—		Output is 0.5 V $V_{DDA}$ -0.5 V
	$I_{OUT}$	$V_{DDA} = 1.71 V$ , 500 mV from rail					
SID278	$I_{OUT\_MAX\_HI}$	power=hi	4	—	—	mA	Output is 0.5 V $V_{DDA}$ -0.5 V
SID279	$I_{OUT\_MAX\_MID}$	power=mid	4	—	—		Output is 0.5 V $V_{DDA}$ -0.5 V
SID280	$I_{OUT\_MAX\_LO}$	power=lo	—	2	—		Output is 0.5 V $V_{DDA}$ -0.5 V
	$I_{DD\_Int}$	Opamp block current Internal Load					
SID269_I	$I_{DD\_HI\_Int}$	power=hi	—	1500	1700	$\mu A$	—
SID270_I	$I_{DD\_MED\_Int}$	power=med	—	700	900		—
SID271_I	$I_{DD\_LOW\_Int}$	power=lo	—	—	—		—
	$G_{BW}$	$V_{DDA} = 2.7 V$	—	—	—		—
SID272_I	$G_{BW\_HI\_Int}$	power=hi	8	—	—	MHz	Output is 0.25 V to $V_{DDA}$ -0.25 V

**Table 9. CTBm Opamp Specifications (continued)**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
		General opamp specs for both internal and external modes					
SID281	$V_{IN}$	Charge-pump on, $V_{DDA} = 2.7$ V	-0.05	-	$V_{DDA}-0.2$	V	-
SID282	$V_{CM}$	Charge-pump on, $V_{DDA} = 2.7$ V	-0.05	-	$V_{DDA}-0.2$		-
	$V_{OUT}$	$V_{DDA} = 2.7$ V					
SID283	$V_{OUT\_1}$	power=hi, $I_{load}=10$ mA	0.5	-	$V_{DDA}-0.5$	V	-
SID284	$V_{OUT\_2}$	power=hi, $I_{load}=1$ mA	0.2	-	$V_{DDA}-0.2$		-
SID285	$V_{OUT\_3}$	power=med, $I_{load}=1$ mA	0.2	-	$V_{DDA}-0.2$		-
SID286	$V_{OUT\_4}$	power=lo, $I_{load}=0.1$ mA	0.2	-	$V_{DDA}-0.2$		-
SID288	$V_{OS\_TR}$	Offset voltage, trimmed	-1.0	$\pm 0.5$	1.0	mV	High mode, input 0 V to $V_{DDA}-0.2$ V
SID288A	$V_{OS\_TR}$	Offset voltage, trimmed	-	$\pm 1$	-		Medium mode, input 0 V to $V_{DDA}-0.2$ V
SID288B	$V_{OS\_TR}$	Offset voltage, trimmed	-	$\pm 2$	-		Low mode, input 0 V to $V_{DDA}-0.2$ V
SID290	$V_{OS\_DR\_TR}$	Offset voltage drift, trimmed	-10	$\pm 3$	10	$\mu$ V/C	High mode
SID290A	$V_{OS\_DR\_TR}$	Offset voltage drift, trimmed	-	$\pm 10$	-		Medium mode
SID290B	$V_{OS\_DR\_TR}$	Offset voltage drift, trimmed	-	$\pm 10$	-		Low mode
SID291	CMRR	DC	70	80	-	dB	Input is 0 V to $V_{DDA}-0.2$ V, Output is 0.2 V to $V_{DDA}-0.2$ V
SID292	PSRR	At 1 kHz, 10-mV ripple	70	85	-		$V_{DDD} = 3.6$ V, high-power mode, input is 0.2 V to $V_{DDA}-0.2$ V
	Noise						
SID294	$V_{N2}$	Input-referred, 1 kHz, power=Hi	-	72	-	nV/rtHz	3
SID295	$V_{N3}$	Input-referred, 10 kHz, power=Hi	-	28	-		Input and output are at 0.2 V to $V_{DDA}-0.2$ V
SID296	$V_{N4}$	Input-referred, 100 kHz, power=Hi	-	15	-		Input and output are at 0.2 V to $V_{DDA}-0.2$ V
SID297	$C_{LOAD}$	Stable up to max. load. Performance specs at 50 pF.	-	-	125	pF	-
SID298	SLEW_RATE	$C_{load} = 50$ pF, Power = High, $V_{DDA} = 2.7$ V	6	-	-	V/ $\mu$ s	-

**Table 9. CTBm Opamp Specifications (continued)**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID299	T_OP_WAKE	From disable to enable, no external RC dominating	—	—	25	μs	—
SID299A	OL_GAIN	Open Loop Gain	—	90	—	dB	
	COMP_MODE	Comparator mode; 50 mV drive, $T_{rise} = T_{fall}$ (approx.)					
SID300	TPD1	Response time; power=hi	—	150	—	ns	Input is 0.2 V to $V_{DDA}$ -0.2 V
SID301	TPD2	Response time; power=med	—	500	—		Input is 0.2 V to $V_{DDA}$ -0.2 V
SID302	TPD3	Response time; power=lo	—	2500	—		Input is 0.2 V to $V_{DDA}$ -0.2 V
SID303	VHYST_OP	Hysteresis	—	10	—	mV	—
SID304	WUP_CTB	Wake-up time from Enabled to Usable	—	—	25	μs	—
	Deep Sleep Mode	Mode 2 is lowest current range. Mode 1 has higher GBW.					
SID_DS_1	$I_{DD\_HI\_M1}$	Mode 1, High current	—	1400	—	μA	25 °C
SID_DS_2	$I_{DD\_MED\_M1}$	Mode 1, Medium current	—	700	—		25 °C
SID_DS_3	$I_{DD\_LOW\_M1}$	Mode 1, Low current	—	200	—		25 °C
SID_DS_4	$I_{DD\_HI\_M2}$	Mode 2, High current	—	120	—		25 °C
SID_DS_5	$I_{DD\_MED\_M2}$	Mode 2, Medium current	—	60	—		25 °C
SID_DS_6	$I_{DD\_LOW\_M2}$	Mode 2, Low current	—	15	—		25 °C

**Table 9. CTBm Opamp Specifications (continued)**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID_DS_7	$G_{BW\_HI\_M1}$	Mode 1, High current	–	4	–	MHz	20-pF load, no DC load 0.2 V to $V_{DDA}$ -0.2 V
SID_DS_8	$G_{BW\_MED\_M1}$	Mode 1, Medium current	–	2	–		20-pF load, no DC load 0.2 V to $V_{DDA}$ -0.2 V
SID_DS_9	$G_{BW\_LOW\_M1}$	Mode 1, Low current	–	0.5	–		20-pF load, no DC load 0.2 V to $V_{DDA}$ -0.2 V
SID_DS_10	$G_{BW\_HI\_M2}$	Mode 2, High current	–	0.5	–		20-pF load, no DC load 0.2 V to $V_{DDA}$ -0.2 V
SID_DS_11	$G_{BW\_MED\_M2}$	Mode 2, Medium current	–	0.2	–		20-pF load, no DC load 0.2 V to $V_{DDA}$ -0.2 V
SID_DS_12	$G_{BW\_LOW\_M2}$	Mode 2, Low current	–	0.1	–		20-pF load, no DC load 0.2 V to $V_{DDA}$ -0.2 V
SID_DS_13	$V_{OS\_HI\_M1}$	Mode 1, High current	–	5	–		With trim 25 °C, 0.2 V to $V_{DDA}$ -0.2 V
SID_DS_14	$V_{OS\_MED\_M1}$	Mode 1, Medium current	–	5	–	mV	With trim 25 °C, 0.2 V to $V_{DDA}$ -0.2 V
SID_DS_15	$V_{OS\_LOW\_M2}$	Mode 1, Low current	–	5	–		With trim 25 °C, 0.2 V to $V_{DDA}$ -0.2 V
SID_DS_16	$V_{OS\_HI\_M2}$	Mode 2, High current	–	5	–		With trim 25 °C, 0.2V to $V_{DDA}$ -0.2 V
SID_DS_17	$V_{OS\_MED\_M2}$	Mode 2, Medium current	–	5	–		With trim 25 °C, 0.2 V to $V_{DDA}$ -0.2 V
SID_DS_18	$V_{OS\_LOW\_M2}$	Mode 2, Low current	–	5	–		With trim 25 °C, 0.2 V to $V_{DDA}$ -0.2 V
SID_DS_19	$I_{OUT\_HI\_M1}$	Mode 1, High current	–	10	–	mA	Output is 0.5 V to $V_{DDA}$ -0.5 V
SID_DS_20	$I_{OUT\_MED\_M1}$	Mode 1, Medium current	–	10	–		Output is 0.5 V to $V_{DDA}$ -0.5 V
SID_DS_21	$I_{OUT\_LOW\_M1}$	Mode 1, Low current	–	4	–		Output is 0.5 V to $V_{DDA}$ -0.5 V
SID_DS_22	$I_{OUT\_HI\_M2}$	Mode 2, High current	–	1	–		
SID_DS_23	$I_{OU\_MED\_M2}$	Mode 2, Medium current	–	1	–		
SID_DS_24	$I_{OU\_LOW\_M2}$	Mode 2, Low current	–	0.5	–		

**Note**

6. Guaranteed by characterization.

**Table 10. Comparator DC Specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID84	$V_{OFFSET1}$	Input offset voltage, Factory trim	—	—	$\pm 10$	mV	
SID85	$V_{OFFSET2}$	Input offset voltage, Custom trim	—	—	$\pm 4$		
SID86	$V_{HYST}$	Hysteresis when enabled	—	10	35		
SID87	$V_{ICM1}$	Input common mode voltage in normal mode	0	—	$V_{DDD}-0.1$	V	Modes 1 and 2
SID247	$V_{ICM2}$	Input common mode voltage in low power mode	0	—	$V_{DDD}$		
SID247A	$V_{ICM3}$	Input common mode voltage in ultra low power mode	0	—	$V_{DDD}-1.15$		$V_{DDD} \geq 2.2 \text{ V at } -40^\circ\text{C}$
SID88	$C_{MRR}$	Common mode rejection ratio	50	—	—	dB	$V_{DDD} \geq 2.7\text{V}$
SID88A	$C_{MRR}$	Common mode rejection ratio	42	—	—		$V_{DDD} \leq 2.7\text{V}$
SID89	$I_{CMP1}$	Block current, normal mode	—	—	400	$\mu\text{A}$	
SID248	$I_{CMP2}$	Block current, low power mode	—	—	100		
SID259	$I_{CMP3}$	Block current in ultra low-power mode	—	—	6		$V_{DDD} \geq 2.2 \text{ V at } -40^\circ\text{C}$
SID90	$Z_{CMP}$	DC Input impedance of comparator	35	—	—	MΩ	

**Table 11. Comparator AC Specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID91	TRESP1	Response time, normal mode, 50 mV overdrive	—	38	110	ns	
SID258	TRESP2	Response time, low power mode, 50 mV overdrive	—	70	200		
SID92	TRESP3	Response time, ultra-low power mode, 200 mV overdrive	—	2.3	15	μs	$V_{DDD} \geq 2.2 \text{ V at } -40^\circ\text{C}$

**Table 12. Temperature Sensor Specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details / Conditions
SID93	TSENSACC	Temperature sensor accuracy	-5	$\pm 1$	5	°C	-40 to +85 °C

**Table 13. SAR Specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
<b>SAR ADC DC Specifications</b>							
SID94	A_RES	Resolution	—	—	12	bits	
SID95	A_CHNLS_S	Number of channels - single ended	—	—	8		8 full speed.
SID96	A-CHNKS_D	Number of channels - differential	—	—	4		Diff inputs use neighboring I/O
SID97	A-MONO	Monotonicity	—	—	—		Yes.
SID98	A_GAINERR	Gain error	—	—	$\pm 0.1$	%	With external reference.

**Table 13. SAR Specifications (continued)**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID99	A_OFFSET	Input offset voltage	–	–	2	mV	Measured with 1-V reference
SID100	A_ISAR	Current consumption	–	–	1	mA	
SID101	A_VINS	Input voltage range - single ended	V <sub>SS</sub>	–	V <sub>DDA</sub>	V	
SID102	A_VIND	Input voltage range - differential[	V <sub>SS</sub>	–	V <sub>DDA</sub>	V	
SID103	A_INRES	Input resistance	–	–	2.2	kΩ	
SID104	A_INCAP	Input capacitance	–	–	10	pF	
SID260	VREFSAR	Trimmed internal reference to SAR	–	–	TBD	V	
<b>SAR ADC AC Specifications</b>							
SID106	A_PSRR	Power supply rejection ratio	70	–	–	dB	
SID107	A_CMRR	Common mode rejection ratio	66	–	–	dB	Measured at 1 V
SID108	A_SAMP	Sample rate	–	–	1	Msps	
SID109	A_SNR	Signal-to-noise and distortion ratio (SINAD)	65	–	–	dB	F <sub>IN</sub> = 10 kHz
SID110	A_BW	Input bandwidth without aliasing	–	–	A_samp/2	kHz	
SID111	A_INL	Integral non linearity. V <sub>DD</sub> = 1.71 to 5.5, 1 Msps	–1.7	–	2	LSB	V <sub>REF</sub> = 1 to V <sub>DD</sub>
SID111A	A_INL	Integral non linearity. V <sub>DDD</sub> = 1.71 to 3.6, 1 Msps	–1.5	–	1.7	LSB	V <sub>REF</sub> = 1.71 to V <sub>DD</sub>
SID111B	A_INL	Integral non linearity. V <sub>DD</sub> = 1.71 to 5.5, 500 ksps	–1.5	–	1.7	LSB	V <sub>REF</sub> = 1 to V <sub>DD</sub>
SID112	A_DNL	Differential non linearity. V <sub>DD</sub> = 1.71 to 5.5, 1 Msps	–1	–	2.2	LSB	V <sub>REF</sub> = 1 to V <sub>DD</sub>
SID112A	A_DNL	Differential non linearity. V <sub>DD</sub> = 1.71 to 3.6, 1 Msps	–1	–	2	LSB	V <sub>REF</sub> = 1.71 to V <sub>DD</sub>
SID112B	A_DNL	Differential non linearity. V <sub>DD</sub> = 1.71 to 5.5, 500 ksps	–1	–	2.2	LSB	V <sub>REF</sub> = 1 to V <sub>DD</sub>
SID113	A THD	Total harmonic distortion	–	–	–65	dB	F <sub>IN</sub> = 10 kHz
SID261	FSARINTREF	SAR operating speed without external ref. bypass	–	–	100	ksps	12-bit resolution

**CSD**
**Table 14. CSD and IDAC Specifications**

SPEC ID#	Parameter	Description	Min	Typ	Max	Units	Details / Conditions
SYS.PER#3	VDD_RIPPLE	Max allowed ripple on power supply, DC to 10 MHz	–	–	±50	mV	$V_{DD} > 2$ V (with ripple), $25^{\circ}\text{C}$ $T_A$ , Sensitivity = 0.1 pF
SYS.PER#16	VDD_RIPPLE_1.8	Max allowed ripple on power supply, DC to 10 MHz	–	–	±25	mV	$V_{DD} > 1.75$ V (with ripple), $25^{\circ}\text{C}$ $T_A$ , Parasitic Capacitance ( $C_P$ ) < 20 pF, Sensitivity $\geq 0.4$ pF
SID.CSD.BLK	ICSD	Maximum block current	–	–	4000	µA	Maximum block current for both IDACs in dynamic (switching) mode including comparators, buffer, and reference generator.
SID.CSD#15	$V_{\text{REF}}$	Voltage reference for CSD and Comparator	0.6	1.2	$V_{DDA} - 0.6$	V	$V_{DDA} - 0.06$ or 4.4, whichever is lower
SID.CSD#15A	$V_{\text{REF\_EXT}}$	External Voltage reference for CSD and Comparator	0.6	–	$V_{DDA} - 0.6$	V	$V_{DDA} - 0.06$ or 4.4, whichever is lower
SID.CSD#16	IDAC1IDD	IDAC1 (7-bits) block current	–	–	1750	µA	
SID.CSD#17	IDAC2IDD	IDAC2 (7-bits) block current	–	–	1750	µA	
SID308	VCSD	Voltage range of operation	1.71	–	5.5	V	1.8 V $\pm 5\%$ or 1.8 V to 5.5 V
SID308A	VCOMPIDAC	Voltage compliance range of IDAC	0.6	–	$V_{DDA} - 0.6$	V	$V_{DDA} - 0.06$ or 4.4, whichever is lower
SID309	IDAC1DNL	DNL	–1	–	1	LSB	
SID310	IDAC1INL	INL	–2	–	2	LSB	INL is $\pm 5.5$ LSB for $V_{DDA} < 2$ V
SID311	IDAC2DNL	DNL	–1	–	1	LSB	
SID312	IDAC2INL	INL	–2	–	2	LSB	INL is $\pm 5.5$ LSB for $V_{DDA} < 2$ V
SID313	SNR	Ratio of counts of finger to noise. Guaranteed by characterization	5	–	–	Ratio	Capacitance range of 5 to 35 pF, 0.1-pF sensitivity. All use cases. $V_{DDA} > 2$ V.
SID314	IDAC1CRT1	Output current of IDAC1 (7 bits) in low range	4.2	–	5.4	µA	LSB = 37.5-nA typ.
SID314A	IDAC1CRT2	Output current of IDAC1(7 bits) in medium range	34	–	41	µA	LSB = 300-nA typ.
SID314B	IDAC1CRT3	Output current of IDAC1(7 bits) in high range	275	–	330	µA	LSB = 2.4-µA typ.
SID314C	IDAC1CRT12	Output current of IDAC1 (7 bits) in low range, 2X mode	8	–	10.5	µA	LSB = 75-nA typ.
SID314D	IDAC1CRT22	Output current of IDAC1(7 bits) in medium range, 2X mode	69	–	82	µA	LSB = 600-nA typ.
SID314E	IDAC1CRT32	Output current of IDAC1(7 bits) in high range, 2X mode	540	–	660	µA	LSB = 4.8-µA typ.
SID315	IDAC2CRT1	Output current of IDAC2 (7 bits) in low range	4.2	–	5.4	µA	LSB = 37.5-nA typ.
SID315A	IDAC2CRT2	Output current of IDAC2 (7 bits) in medium range	34	–	41	µA	LSB = 300-nA typ.
SID315B	IDAC2CRT3	Output current of IDAC2 (7 bits) in high range	275	–	330	µA	LSB = 2.4-µA typ.
SID315C	IDAC2CRT12	Output current of IDAC2 (7 bits) in low range, 2X mode	8	–	10.5	µA	LSB = 75-nA typ.
SID315D	IDAC2CRT22	Output current of IDAC2(7 bits) in medium range, 2X mode	69	–	82	µA	LSB = 600-nA typ.
SID315E	IDAC2CRT32	Output current of IDAC2(7 bits) in high range, 2X mode	540	–	660	µA	LSB = 4.8-µA typ.
SID315F	IDAC3CRT13	Output current of IDAC in 8-bit mode in low range	8	–	10.5	µA	LSB = 37.5-nA typ.

**Table 14. CSD and IDAC Specifications (continued)**

SPEC ID#	Parameter	Description	Min	Typ	Max	Units	Details / Conditions
SID315G	IDAC3CRT23	Output current of IDAC in 8-bit mode in medium range	69	—	82	µA	LSB = 300-nA typ.
SID315H	IDAC3CRT33	Output current of IDAC in 8-bit mode in high range	540	—	660	µA	LSB = 2.4-µA typ.
SID320	IDACOFFSET	All zeroes input	—	—	1	LSB	Polarity set by Source or Sink. Offset is 2 LSBs for 37.5 nA/LSB mode
SID321	IDACGAIN	Full-scale error less offset	—	—	±10	%	
SID322	IDACMISMATCH1	Mismatch between IDAC1 and IDAC2 in Low mode	—	—	9.2	LSB	LSB = 37.5-nA typ.
SID322A	IDACMISMATCH2	Mismatch between IDAC1 and IDAC2 in Medium mode	—	—	5.6	LSB	LSB = 300-nA typ.
SID322B	IDACMISMATCH3	Mismatch between IDAC1 and IDAC2 in High mode	—	—	6.8	LSB	LSB = 2.4-µA typ.
SID323	IDACSET8	Settling time to 0.5 LSB for 8-bit IDAC	—	—	10	µs	Full-scale transition. No external load.
SID324	IDACSET7	Settling time to 0.5 LSB for 7-bit IDAC	—	—	10	µs	Full-scale transition. No external load.
SID325	CMOD	External modulator capacitor.	—	2.2	—	nF	5-V rating, X7R or NP0 cap.

**Table 15. 10-bit CapSense ADC Specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SIDA94	A_RES	Resolution	—	—	10	bits	Auto-zeroing is required every millisecond
SIDA95	A_CHNLS_S	Number of channels - single ended	—	—	16		Defined by AMUX Bus.
SIDA97	A-MONO	Monotonicity	—	—	—	Yes	
SIDA98	A_GAINERR	Gain error	—	—	±2	%	In $V_{REF}$ (2.4 V) mode with $V_{DDA}$ bypass capacitance of 10 µF
SIDA99	A_OFFSET	Input offset voltage	—	—	3	mV	In $V_{REF}$ (2.4 V) mode with $V_{DDA}$ bypass capacitance of 10 µF
SIDA100	A_ISAR	Current consumption	—	—	0.25	mA	
SIDA101	A_VINS	Input voltage range - single ended	$V_{SSA}$	—	$V_{DDA}$	V	
SIDA103	A_INRES	Input resistance	—	2.2	—	KΩ	
SIDA104	A_INCAP	Input capacitance	—	20	—	pF	
SIDA106	A_PSRR	Power supply rejection ratio	—	60	—	dB	In $V_{REF}$ (2.4 V) mode with $V_{DDA}$ bypass capacitance of 10 µF
SIDA107	A_TACQ	Sample acquisition time	—	1	—	µs	
SIDA108	A_CONV8	Conversion time for 8-bit resolution at conversion rate = $F_{hclk}/(2^{(N+2)})$ . Clock frequency = 48 MHz.	—	—	21.3	µs	Does not include acquisition time. Equivalent to 44.8 kspS including acquisition time.
SIDA108A	A_CONV10	Conversion time for 10-bit resolution at conversion rate = $F_{hclk}/(2^{(N+2)})$ . Clock frequency = 48 MHz.	—	—	85.3	µs	Does not include acquisition time. Equivalent to 11.6 kspS including acquisition time.

**Table 15. 10-bit CapSense ADC Specifications (continued)**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SIDA109	A_SND	Signal-to-noise and Distortion ratio (SINAD)	—	61	—	dB	With 10-Hz input sine wave, external 2.4-V reference, $V_{REF}$ (2.4 V) mode
SIDA110	A_BW	Input bandwidth without aliasing	—	—	22.4	KHz	8-bit resolution
SIDA111	A_INL	Integral Non Linearity. 1 kspS	—	—	2	LSB	$V_{REF} = 2.4$ V or greater
SIDA112	A_DNL	Differential Non Linearity. 1 kspS	—	—	1	LSB	

### Digital Peripherals

#### Timer Counter Pulse-Width Modulator (TCPWM)

**Table 16. TCPWM Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.TCPWM.1	ITCPWM1	Block current consumption at 3 MHz	—	—	45	μA	All modes (TCPWM)
SID.TCPWM.2	ITCPWM2	Block current consumption at 12 MHz	—	—	155		All modes (TCPWM)
SID.TCPWM.2A	ITCPWM3	Block current consumption at 48 MHz	—	—	650		All modes (TCPWM)
SID.TCPWM.3	TCPWM <sub>FREQ</sub>	Operating frequency	—	—	F <sub>c</sub>	MHz	F <sub>c</sub> max = CLK <sub>SYS</sub> Maximum = 48 MHz
SID.TCPWM.4	TPWM <sub>ENEXT</sub>	Input trigger pulse width	2/F <sub>c</sub>	—	—	ns	For all trigger events <sup>[7]</sup>
SID.TCPWM.5	TPWM <sub>EXT</sub>	Output trigger pulse widths	2/F <sub>c</sub>	—	—		Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) outputs
SID.TCPWM.5A	T <sub>C</sub> <sub>RES</sub>	Resolution of counter	1/F <sub>c</sub>	—	—		Minimum time between successive counts
SID.TCPWM.5B	PWM <sub>RES</sub>	PWM resolution	1/F <sub>c</sub>	—	—		Minimum pulse width of PWM Output
SID.TCPWM.5C	Q <sub>RES</sub>	Quadrature inputs resolution	1/F <sub>c</sub>	—	—		Minimum pulse width between Quadrature phase inputs

 $I^2C$ 
**Table 17. Fixed I<sup>2</sup>C DC Specifications<sup>[8]</sup>**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID149	I <sub>I2C1</sub>	Block current consumption at 100 kHz	—	—	50	μA	—
SID150	I <sub>I2C2</sub>	Block current consumption at 400 kHz	—	—	135		—
SID151	I <sub>I2C3</sub>	Block current consumption at 1 Mbps	—	—	310		—
SID152	I <sub>I2C4</sub>	I <sup>2</sup> C enabled in Deep Sleep mode	—	—	1.4		

**Table 18. Fixed I<sup>2</sup>C AC Specifications<sup>[8]</sup>**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID153	F <sub>I2C1</sub>	Bit rate	—	—	1	Msps	—

**Notes**

7. Trigger events can be Stop, Start, Reload, Count, Capture, or Kill depending on which mode of operation is selected.

**Note**

8. Guaranteed by characterization.

**Table 19. SPI DC Specifications<sup>[9]</sup>**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID163	ISPI1	Block current consumption at 1 Mbps	–	–	360	µA	–
SID164	ISPI2	Block current consumption at 4 Mbps	–	–	560		–
SID165	ISPI3	Block current consumption at 8 Mbps	–	–	600		–

**Table 20. SPI AC Specifications<sup>[8]</sup>**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID166	FSPI	SPI Operating frequency (Master; 6X Oversampling)	–	–	8	MHz	SID166
<b>Fixed SPI Master Mode AC Specifications</b>							
SID167	TDMO	MOSI Valid after SClock driving edge	–	–	15	ns	–
SID168	TDSI	MISO Valid before SClock capturing edge	20	–	–		Full clock, late MISO sampling
SID169	THMO	Previous MOSI data hold time	0	–	–		Referred to Slave capturing edge
<b>Fixed SPI Slave Mode AC Specifications</b>							
SID170	TDMI	MOSI Valid before Sclock Capturing edge	40	–	–	ns	–
SID171	TDSO	MISO Valid after Sclock driving edge	–	–	42 + 3*Tcpu		$T_{CPU} = 1/F_{CPU}$
SID171A	TDSO_EXT	MISO Valid after Sclock driving edge in Ext. Clk mode	–	–	48		–
SID172	THSO	Previous MISO data hold time	0	–	–		–
SID172A	TSSELSSCK	SSEL Valid to first SCK Valid edge	–	–	100	ns	–

**Table 21. UART DC Specifications<sup>[9]</sup>**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID160	$I_{UART1}$	Block current consumption at 100 Kbps	–	–	55	$\mu A$	–
SID161	$I_{UART2}$	Block current consumption at 1000 Kbps	–	–	312	$\mu A$	–

**Table 22. UART AC Specifications<sup>[9]</sup>**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID162	$F_{UART}$	Bit rate	–	–	1	Mbps	–

**Table 23. LCD Direct Drive DC Specifications<sup>[9]</sup>**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID154	$I_{LCDLOW}$	Operating current in low power mode	–	5	–	$\mu A$	16 × 4 small segment disp. at 50 Hz
SID155	$C_{LCDCAP}$	LCD capacitance per segment/common driver	–	500	5000	pF	–
SID156	$LCD_{OFFSET}$	Long-term segment offset	–	20	–	mV	–
SID157	$I_{LCDOP1}$	LCD system operating current $V_{bias} = 5 V$	–	2	–	mA	32 × 4 segments. 50 Hz. 25 °C
SID158	$I_{LCDOP2}$	LCD system operating current $V_{bias} = 3.3 V$	–	2	–		32 × 4 segments. 50 Hz. 25 °C

**Table 24. LCD Direct Drive AC Specifications<sup>[9]</sup>**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID159	$F_{LCD}$	LCD frame rate	10	50	150	Hz	–

**Note**

9. Guaranteed by characterization.

## Memory

**Table 25. Flash DC Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID173	$V_{PE}$	Erase and program voltage	1.71	—	5.5	V	—

**Table 26. Flash AC Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID174	$T_{ROWWRITE}^{[10]}$	Row (block) write time (erase and program)	—	—	20	ms	Row (block) = 128 bytes
SID175	$T_{ROWERASE}^{[10]}$	Row erase time	—	—	16		—
SID176	$T_{ROWPROGRAM}^{[10]}$	Row program time after erase	—	—	4		—
SID178	$T_{BULKERASE}^{[10]}$	Bulk erase time (64 KB)	—	—	35		—
SID180 <sup>[11]</sup>	$T_{DEVPROG}^{[10]}$	Total device program time	—	—	7	Seconds	—
SID181 <sup>[11]</sup>	$F_{END}$	Flash endurance	100 K	—	—	Cycles	—
SID182 <sup>[11]</sup>	$F_{RET}$	Flash retention. $T_A \leq 55^\circ\text{C}$ , 100 K P/E cycles	20	—	—	Years	—
SID182A <sup>[11]</sup>	—	Flash retention. $T_A \leq 85^\circ\text{C}$ , 10 K P/E cycles	10	—	—		—
SID256	TWS48	Number of Wait states at 48 MHz	2	—	—		CPU execution from Flash
SID257	TWS24	Number of Wait states at 24 MHz	1	—	—		CPU execution from Flash

## System Resources

Power-on Reset (POR)

**Table 27. Power On Reset (PRES)**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.CLK#6	$SR_{POWER\_UP}$	Power supply slew rate	1	—	67	V/ms	At power-up
SID185 <sup>[11]</sup>	$V_{RISEIPOR}$	Rising trip voltage	0.80	—	1.5	V	—
SID186 <sup>[11]</sup>	$V_{FALLIPOR}$	Falling trip voltage	0.70	—	1.4		—

**Table 28. Brown-out Detect (BOD) for  $V_{CCD}$** 

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID190 <sup>[11]</sup>	$V_{FALLPPOR}$	BOD trip voltage in active and sleep modes	1.48	—	1.62	V	—
SID192 <sup>[11]</sup>	$V_{FALLDPSLP}$	BOD trip voltage in Deep Sleep	1.11	—	1.5		—

### Notes

10. It can take as much as 20 milliseconds to write to Flash. During this time the device should not be Reset, or Flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.

11. Guaranteed by characterization.

*SWD Interface*
**Table 29. SWD Interface Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID213	F_SWDCLK1	$3.3 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	—	—	14	MHz	SWDCLK $\leq 1/3$ CPU clock frequency
SID214	F_SWDCLK2	$1.71 \text{ V} \leq V_{DD} \leq 3.3 \text{ V}$	—	—	7		SWDCLK $\leq 1/3$ CPU clock frequency
SID215 <sup>[12]</sup>	T_SWDI_SETUP	$T = 1/f \text{ SWDCLK}$	$0.25^*T$	—	—	ns	—
SID216 <sup>[12]</sup>	T_SWDI_HOLD	$T = 1/f \text{ SWDCLK}$	$0.25^*T$	—	—		—
SID217 <sup>[12]</sup>	T_SWDO_VALID	$T = 1/f \text{ SWDCLK}$	—	—	$0.5^*T$		—
SID217A <sup>[12]</sup>	T_SWDO_HOLD	$T = 1/f \text{ SWDCLK}$	1	—	—		—

*Internal Main Oscillator*
**Table 30. IMO DC Specifications**

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID218	I IMO1	IMO operating current at 48 MHz	—	—	250	µA	—
SID219	I IMO2	IMO operating current at 24 MHz	—	—	180	µA	—

**Table 31. IMO AC Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID223	F IMOTOL1	Frequency variation at 24, 32, and 48 MHz (trimmed)	—	—	$\pm 2$	%	—
SID226	T STARTIMO	IMO startup time	—	—	7	µs	—
SID228	T JITRMSIMO2	RMS jitter at 24 MHz	—	145	—	ps	—

*Internal Low-Speed Oscillator*
**Table 32. ILO DC Specifications**

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID231 <sup>[12]</sup>	I ILO1	ILO operating current	—	0.3	1.05	µA	—

**Table 33. ILO AC Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID234 <sup>[12]</sup>	T STARTILO1	ILO startup time	—	—	2	ms	—
SID236 <sup>[12]</sup>	T ILODUTY	ILO duty cycle	40	50	60	%	—
SID237	F ILOTRIM1	ILO frequency range	20	40	80	kHz	—

**Note**

12. Guaranteed by characterization.

**Table 34. Watch Crystal Oscillator (WCO) Specifications**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details / Conditions
SID398	FWCO	Crystal Frequency	–	32.768	–	kHz	
SID399	FTOL	Frequency tolerance	–	50	250	ppm	With 20-ppm crystal
SID400	ESR	Equivalent series resistance	–	50	–	kΩ	
SID401	PD	Drive Level	–	–	1	μW	
SID402	TSTART	Startup time	–	–	500	ms	
SID403	CL	Crystal Load Capacitance	6	–	12.5	pF	
SID404	C0	Crystal Shunt Capacitance	–	1.35	–	pF	
SID405	IWCO1	Operating Current (high power mode)	–	–	8	uA	
SID406	IWCO2	Operating Current (low power mode)	–	–	1	uA	

**Table 35. External Clock Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID305 <sup>[13]</sup>	ExtClkFreq	External clock input frequency	0	–	48	MHz	–
SID306 <sup>[13]</sup>	ExtClkDuty	Duty cycle; measured at $V_{DD}/2$	45	–	55	%	–

**Table 36. Block Specs**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID262 <sup>[13]</sup>	$T_{CLKSWITCH}$	System clock source switching time	3	–	4	Periods	–

**Table 37. PRGIO Pass-through Time (Delay in Bypass Mode)**

Spec ID#	Parameter	Description	Min	Typ	Max	Units	Details / Conditions
SID252	PRG_BYPASS	Max. delay added by PRGIO in bypass mode	–	–	1.6	ns	PRGIO will be branded Smart I/O pending legal clearance

**Note**

13. Guaranteed by characterization.

## Ordering Information

The marketing part numbers for the PSoC 4100S family are listed in the following table.

Category	MPN	Features										Package							
		Max CPU Speed (MHz)	Flash (KB)	SRAM (KB)	Opamp (CTBm)	CSD	10-bit CSD ADC	12-bit SAR ADC	ADC Sample Rate	LP Comparators	TCPWM Blocks	SCB Blocks	SMART I/O Pins (Smart I/Os)	GPIO	35-WLCSP	32-QFN	40-QFN	48-TQFP	44-TQFP
4124	CY8C4124FNI-S403	24	16	4	2	0	0	0	–	2	5	2	8	31	X	–	–	–	–
	CY8C4124FNI-S413	24	16	4	2	1	0	0	–	2	5	2	16	31	X	–	–	–	–
	CY8C4124LQI-S412	24	16	4	2	1	0	0	–	2	5	2	16	27	–	X	–	–	–
	CY8C4124LQI-S413	24	16	4	2	1	0	0	–	2	5	2	16	34	–	–	X	–	–
	CY8C4124AZI-S413	24	16	4	2	1	0	0	–	2	5	2	16	36	–	–	–	X	–
	CY8C4124FNI-S433	24	16	4	2	1	0	1	806 kspS	2	5	2	16	31	X	–	–	–	–
	CY8C4124LQI-S432	24	16	4	2	1	0	1	806 kspS	2	5	2	16	27	–	X	–	–	–
	CY8C4124LQI-S433	24	16	4	2	1	0	1	806 kspS	2	5	2	16	34	–	–	X	–	–
	CY8C4124AZI-S433	24	16	4	2	1	0	1	806 kspS	2	5	2	16	36	–	–	–	X	–
4125	CY8C4125FNI-S423	24	32	4	2	0	0	1	806 kspS	2	5	2	16	31	X	–	–	–	–
	CY8C4125LQI-S422	24	32	4	2	0	0	1	806 kspS	2	5	2	16	27	–	X	–	–	–
	CY8C4125LQI-S423	24	32	4	2	0	0	1	806 kspS	2	5	2	16	34	–	–	X	–	–
	CY8C4125AZI-S423	24	32	4	2	0	0	1	806 kspS	2	5	2	16	36	–	–	X	–	–
	CY8C4125FNI-S413	24	32	4	2	1	0	0	–	2	5	2	16	31	X	–	–	–	–
	CY8C4125LQI-S412	24	32	4	2	1	0	0	–	2	5	2	16	27	–	X	–	–	–
	CY8C4125LQI-S413	24	32	4	2	1	0	0	–	2	5	2	16	34	–	–	X	–	–
	CY8C4125AZI-S413	24	32	4	2	1	0	0	–	2	5	2	16	36	–	–	–	X	–
	CY8C4125FNI-S433	24	32	4	2	1	0	1	806 kspS	2	5	2	16	31	X	–	–	–	–
	CY8C4125LQI-S432	24	32	4	2	1	0	1	806 kspS	2	5	2	16	27	–	X	–	–	–
	CY8C4125LQI-S433	24	32	4	2	1	0	1	806 kspS	2	5	2	16	34	–	–	X	–	–
	CY8C4125AZI-S433	24	32	4	2	1	0	1	806 kspS	2	5	2	16	36	–	–	–	X	–
4126	CY8C4126AXI-S423	24	64	8	2	0	1	1	806 kspS	2	5	2	16	36	–	–	–	–	X
	CY8C4126AXI-S433	24	64	8	2	1	1	1	806 kspS	2	5	2	16	36	–	–	–	–	X
4145	CY8C4145AXI-S423	48	32	4	2	0	1	1	1 Msps	2	5	2	16	36	–	–	–	–	X
	CY8C4145AXI-S433	48	32	4	2	1	1	1	1 Msps	2	5	2	16	36	–	–	–	–	X

Category	MPN	Features													Package			
		Max CPU Speed (MHz)	Flash (KB)	SRAM (KB)	Opamp (CTBm)	CSD	10-bit CSD ADC	12-bit SAR ADC	ADC Sample Rate	LP Comparators	TCPWM Blocks	SCB Blocks	SMART I/O Pins (Smart I/Os)	GPIO	35-WLCSP	32-QFN	40-TQFP	48-TQFP
4146	CY8C4146FNI-S423	48	64	8	2	0	0	1	1 Msps	2	5	3	16	31	X	—	—	—
	CY8C4146LQI-S422	48	64	8	2	0	0	1	1 Msps	2	5	3	16	27	—	X	—	—
	CY8C4146LQI-S423	48	64	8	2	0	0	1	1 Msps	2	5	3	16	34	—	—	X	—
	CY8C4146AZI-S423	48	64	8	2	0	0	1	1 Msps	2	5	3	16	36	—	—	—	X
	CY8C4146FNI-S433	48	64	8	2	1	0	1	1 Msps	2	5	3	16	31	X	—	—	—
	CY8C4146LQI-S432	48	64	8	2	1	0	1	1 Msps	2	5	3	16	27	—	X	—	—
	CY8C4146LQI-S433	48	64	8	2	1	0	1	1 Msps	2	5	3	16	34	—	—	X	—
	CY8C4146AZI-S433	48	64	8	2	1	0	1	1 Msps	2	5	3	16	36	—	—	—	X
	CY8C4146AXI-S423	48	64	8	2	0	1	1	1 Msps	2	5	3	16	36	—	—	—	X
	CY8C4146AXI-S433	48	64	8	2	1	1	1	1 Msps	2	5	3	16	36	—	—	—	X


The nomenclature used in the preceding table is based on the following part numbering convention:

Field	Description	Values	Meaning
CY8C	Cypress Prefix		
4	Architecture	4	PSoC 4
A	Family	0	4000 Family
B	CPU Speed	2	24 MHz
		4	48 MHz
C	Flash Capacity	4	16 KB
		5	32 KB
		6	64 KB
		7	128 KB
DE	Package Code	AX	TQFP (0.8mm pitch)
		AZ	TQFP (0.5mm pitch)
		LQ	QFN
		PV	SSOP
		FN	CSP
F	Temperature Range	I	Industrial
S	Silicon Family	S	PSoC 4A-S1, PSoC 4A-S2
		M	PSoC 4A-M
		L	PSoC 4A-L
		BL	PSoC 4A-BLE
XYZ	Attributes Code	000-999	Code of feature set in the specific family

The following is an example of a part number:

### Example

4: PSoC 4  
1: 4100 Family  
4: 48 MHz  
5: 32 KB  
AZ: TQFP  
I: Industrial



## Packaging

The PSoC 4100S will be offered in 48-pin TQFP, 44 TQFP, 40-pin QFN, 32-pin QFN, and 35-ball WLCSP packages.

Package dimensions and Cypress drawing numbers are in the following table.

**Table 38. Package List**

Spec ID#	Package	Description	Package Dwg
BID20	48-pin TQFP	7 × 7 × 1.4 mm height with 0.5-mm pitch	51-85135
BID20A	44-pin TQFP	10 × 10 × 1.6 mm height with 0.8-mm pitch	51-85064
BID27	40-Pin QFN	6 × 6 × 0.6 mm height with 0.4-mm pitch	001-80659
BID34A	32-Pin QFN	5 × 5 × 0.6 mm height with 0.45mm pitch	001-42168
BID34D	35-Ball WLCSP	2.6 × 2.1 × 0.48mm height with 0.35-mm pitch	002-09958

**Table 39. Package Thermal Characteristics**

Parameter	Description	Package	Min	Typ	Max	Units
TA	Operating Ambient temperature		-40	25	85	°C
TJ	Operating junction temperature		-40	-	100	°C
TJA	Package $\theta_{JA}$	48-pin TQFP	-	74.8	-	°C/Watt
TJC	Package $\theta_{JC}$	48-pin TQFP	-	35.7	-	°C/Watt
TJA	Package $\theta_{JA}$	44-pin TQFP	-	57.2	-	°C/Watt
TJC	Package $\theta_{JC}$	44-pin TQFP	-	17.5	-	°C/Watt
TJA	Package $\theta_{JA}$	40-pin QFN	-	17.8	-	°C/Watt
TJC	Package $\theta_{JC}$	40-pin QFN	-	2.8	-	°C/Watt
TJA	Package $\theta_{JA}$	32-pin QFN	-	19.9	-	°C/Watt
TJC	Package $\theta_{JC}$	32-pin QFN	-	4.3	-	°C/Watt
TJA	Package $\theta_{JA}$	35-Ball WLCSP	-	43	-	°C/Watt
TJC	Package $\theta_{JC}$	35-Ball WLCSP	-	0.3	-	°C/Watt

**Table 40. Solder Reflow Peak Temperature**


Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
All	260 °C	30 seconds

**Table 41. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-020**

Package	MSL
All except WLCSP	MSL 3
35-Ball WLCSP	MSL 1


## Package Diagrams

**Figure 6. 48-pin TQFP Package Outline**



51-85135 \*C

**Figure 7. 44-pin TQFP Package Outline**




NOTE:

1. JEDEC STD REF MS-026
2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH  
MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE  
BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH
3. DIMENSIONS IN MILLIMETERS

51-85064 \*G

**Figure 8. 40-pin QFN Package Outline**




**NOTES:**

1.  HATCH AREA IS SOLDERABLE EXPOSED PAD
2. REFERENCE JEDEC # MO-248
3. PACKAGE WEIGHT: 68  $\pm$  2 mg
4. ALL DIMENSIONS ARE IN MILLIMETERS

001-80659 \*A


**Figure 9. 32-pin QFN Package Outline**



NOTES:

1.  HATCH AREA IS SOLDERABLE EXPOSED PAD
2. BASED ON REF JEDEC # MO-248
3. PACKAGE WEIGHT: 0.0388g
4. DIMENSIONS ARE IN MILLIMETERS

001-42168 \*E

**Figure 10. 35-Ball WLCSP Package Outline**


ALL DIMENSIONS ARE IN MM  
 JEDEC Publication 95; Design Guide 4.18

002-09958 \*C

## Acronyms

**Table 42. Acronyms Used in this Document**

Acronym	Description
abus	analog local bus
ADC	analog-to-digital converter
AG	analog global
AHB	AMBA (advanced microcontroller bus architecture) high-performance bus, an ARM data transfer bus
ALU	arithmetic logic unit
AMUXBUS	analog multiplexer bus
API	application programming interface
APSR	application program status register
ARM®	advanced RISC machine, a CPU architecture
ATM	automatic thump mode
BW	bandwidth
CAN	Controller Area Network, a communications protocol
CMRR	common-mode rejection ratio
CPU	central processing unit
CRC	cyclic redundancy check, an error-checking protocol
DAC	digital-to-analog converter, see also IDAC, VDAC
DFB	digital filter block
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.
DMIPS	Dhrystone million instructions per second
DMA	direct memory access, see also TD
DNL	differential nonlinearity, see also INL
DNU	do not use
DR	port write data registers
DSI	digital system interconnect
DWT	data watchpoint and trace
ECC	error correcting code
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
EMI	electromagnetic interference
EMIF	external memory interface
EOC	end of conversion
EOF	end of frame
EPSR	execution program status register
ESD	electrostatic discharge

**Table 42. Acronyms Used in this Document (continued)**

Acronym	Description
ETM	embedded trace macrocell
FIR	finite impulse response, see also IIR
FPB	flash patch and breakpoint
FS	full-speed
GPIO	general-purpose input/output, applies to a PSoC pin
HVI	high-voltage interrupt, see also LVI, LVD
IC	integrated circuit
IDAC	current DAC, see also DAC, VDAC
IDE	integrated development environment
I <sup>2</sup> C, or IIC	Inter-Integrated Circuit, a communications protocol
IIR	infinite impulse response, see also FIR
ILO	internal low-speed oscillator, see also IMO
IMO	internal main oscillator, see also ILO
INL	integral nonlinearity, see also DNL
I/O	input/output, see also GPIO, DIO, SIO, USBIO
IPOR	initial power-on reset
IPSR	interrupt program status register
IRQ	interrupt request
ITM	instrumentation trace macrocell
LCD	liquid crystal display
LIN	Local Interconnect Network, a communications protocol.
LR	link register
LUT	lookup table
LVD	low-voltage detect, see also LVI
LVI	low-voltage interrupt, see also HVI
LVTTL	low-voltage transistor-transistor logic
MAC	multiply-accumulate
MCU	microcontroller unit
MISO	master-in slave-out
NC	no connect
NMI	nonmaskable interrupt
NRZ	non-return-to-zero
NVIC	nested vectored interrupt controller
NVL	nonvolatile latch, see also WOL
opamp	operational amplifier
PAL	programmable array logic, see also PLD

**Table 42. Acronyms Used in this Document (continued)**

Acronym	Description
PC	program counter
PCB	printed circuit board
PGA	programmable gain amplifier
PHUB	peripheral hub
PHY	physical layer
PICU	port interrupt control unit
PLA	programmable logic array
PLD	programmable logic device, see also PAL
PLL	phase-locked loop
PMDD	package material declaration data sheet
POR	power-on reset
PRES	precise power-on reset
PRS	pseudo random sequence
PS	port read data register
PSoC®	Programmable System-on-Chip™
PSRR	power supply rejection ratio
PWM	pulse-width modulator
RAM	random-access memory
RISC	reduced-instruction-set computing
RMS	root-mean-square
RTC	real-time clock
RTL	register transfer language
RTR	remote transmission request
RX	receive
SAR	successive approximation register
SC/CT	switched capacitor/continuous time
SCL	I <sup>2</sup> C serial clock
SDA	I <sup>2</sup> C serial data
S/H	sample and hold
SINAD	signal to noise and distortion ratio
SIO	special input/output, GPIO with advanced features. See GPIO.
SOC	start of conversion
SOF	start of frame
SPI	Serial Peripheral Interface, a communications protocol
SR	slew rate
SRAM	static random access memory
SRES	software reset
SWD	serial wire debug, a test protocol

**Table 42. Acronyms Used in this Document (continued)**

Acronym	Description
SWV	single-wire viewer
TD	transaction descriptor, see also DMA
THD	total harmonic distortion
TIA	transimpedance amplifier
TRM	technical reference manual
TTL	transistor-transistor logic
TX	transmit
UART	Universal Asynchronous Transmitter Receiver, a communications protocol
UDB	universal digital block
USB	Universal Serial Bus
USBIO	USB input/output, PSoC pins used to connect to a USB port
VDAC	voltage DAC, see also DAC, IDAC
WDT	watchdog timer
WOL	write once latch, see also NVL
WRES	watchdog timer reset
XRES	external reset I/O pin
XTAL	crystal

## Document Conventions

### Units of Measure

**Table 43. Units of Measure**

Symbol	Unit of Measure
°C	degrees Celsius
dB	decibel
fF	femto farad
Hz	hertz
KB	1024 bytes
kbps	kilobits per second
Khr	kilohour
kHz	kilohertz
kΩ	kilo ohm
ksps	kilosamples per second
LSB	least significant bit
Mbps	megabits per second
MHz	megahertz
MΩ	mega-ohm
Msps	megasamples per second
μA	microampere
μF	microfarad
μH	microhenry
μs	microsecond
μV	microvolt
μW	microwatt
mA	milliampere
ms	millisecond
mV	millivolt
nA	nanoampere
ns	nanosecond
nV	nanovolt
Ω	ohm
pF	picofarad
ppm	parts per million
ps	picosecond
s	second
sps	samples per second
sqrtHz	square root of hertz
V	volt

## Revision History

Description Title: PSoC® 4: PSoC 4100S Family Datasheet Programmable System-on-Chip (PSoC) Document Number: 002-00122				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	4883809	WKA	08/28/2015	New datasheet
*A	4992376	WKA	10/30/2015	Updated <a href="#">Pinouts</a> . Added $V_{DDD} \geq 2.2V$ at $-40^{\circ}\text{C}$ under Conditions for specs SID247A, SID90, SID92. Updated <a href="#">Table 15</a> . Updated <a href="#">Ordering Information</a> .
*B	5037826	SLAN	12/08/2015	Changed datasheet status to Preliminary
*C	5060691	WKA	12/22/2015	Updated SCBs from 2 to 3. Updated SRAM size to 8 KB. Changed WLCSP package to 35-ball WLCSP. Updated Pin List and Alternate Pin Functions. Updated <a href="#">Ordering Information</a> .
*D	5139206	WKA	02/16/2016	Added Errata. Added 35 WLCSP package details. Updated theta $J_A$ and $J_C$ values for all packages. Updated copyright information at the end of the document.
*E	5173961	WKA	03/15/2016	Updated values for SID79, BID194, SID175, and SID176. Updated <a href="#">CSD and IDAC Specifications</a> . Updated <a href="#">10-bit CapSense ADC Specifications</a> .
*F	5330930	WKA	07/27/2016	Updated <a href="#">CSD and IDAC Specifications</a> . Updated <a href="#">10-bit CapSense ADC Specifications</a> . Removed errata.
*G	5473409	WKA	10/13/2016	Added 44 TQFP pin and package details.

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

### Products

ARM® Cortex® Microcontrollers	<a href="http://cypress.com/arm">cypress.com/arm</a>
Automotive	<a href="http://cypress.com/automotive">cypress.com/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/clocks">cypress.com/clocks</a>
Interface	<a href="http://cypress.com/interface">cypress.com/interface</a>
Internet of Things	<a href="http://cypress.com/iot">cypress.com/iot</a>
Lighting & Power Control	<a href="http://cypress.com/powerpsoc">cypress.com/powerpsoc</a>
Memory	<a href="http://cypress.com/memory">cypress.com/memory</a>
PSoC	<a href="http://cypress.com/psoc">cypress.com/psoc</a>
Touch Sensing	<a href="http://cypress.com/touch">cypress.com/touch</a>
USB Controllers	<a href="http://cypress.com/usb">cypress.com/usb</a>
Wireless/RF	<a href="http://cypress.com/wireless">cypress.com/wireless</a>

### PSoC® Solutions

<a href="http://cypress.com/psoc">cypress.com/psoc</a>
PSoC 1   PSoC 3   PSoC 4   PSoC 5LP

### Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

### Technical Support

[cypress.com/support](http://cypress.com/support)

© Cypress Semiconductor Corporation 2015-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.