

SM320F2812-HT

Digital Signal Processor

Data Manual



PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.

Literature Number: SGUS062B
June 2009—Revised June 2011

Contents

1	Features	11
1.1	SUPPORTS EXTREME TEMPERATURE APPLICATIONS	12
2	Introduction	13
2.1	Description	13
2.2	Device Summary	13
2.3	Die Layout	14
2.4	Pin Assignments	15
2.5	Signal Descriptions	16
3	Functional Overview	25
3.1	Memory Map	26
3.2	Brief Descriptions	29
3.2.1	C28x CPU	29
3.2.2	Memory Bus (Harvard Bus Architecture)	29
3.2.3	Peripheral Bus	29
3.2.4	Real-Time JTAG and Analysis	29
3.2.5	External Interface (XINTF)	30
3.2.6	Flash	30
3.2.7	L0, L1, H0 SARAMs	30
3.2.8	Boot ROM	30
3.2.9	Security	31
3.2.10	Peripheral Interrupt Expansion (PIE) Block	32
3.2.11	External Interrupts (XINT1, XINT2, XINT13, XNMI)	32
3.2.12	Oscillator and PLL	32
3.2.13	Watchdog	32
3.2.14	Peripheral Clocking	32
3.2.15	Low-Power Modes	32
3.2.16	Peripheral Frames 0, 1, 2 (PFn)	33
3.2.17	General-Purpose Input/Output (GPIO) Multiplexer	33
3.2.18	32-Bit CPU Timers (0, 1, 2)	33
3.2.19	Control Peripherals	33
3.2.20	Serial Port Peripherals	34
3.3	Register Map	34
3.4	Device Emulation Registers	37
3.5	External Interface, XINTF	37
3.5.1	Timing Registers	39
3.5.2	XREVISION Register	39
3.6	Interrupts	40
3.6.1	External Interrupts	43
3.7	System Control	44
3.8	OSC and PLL Block	46
3.8.1	Loss of Input Clock	47
3.9	PLL-Based Clock Module	47
3.10	External Reference Oscillator Clock Option	47
3.11	Watchdog Block	48
3.12	Low-Power Modes Block	49

4	Peripherals	50
4.1	32-Bit CPU-Timers 0/1/2	50
4.2	Event Manager Modules (EVA, EVB)	53
4.2.1	General-Purpose (GP) Timers	56
4.2.2	Full-Compare Units	56
4.2.3	Programmable Deadband Generator	56
4.2.4	PWM Waveform Generation	56
4.2.5	Double Update PWM Mode	56
4.2.6	PWM Characteristics	57
4.2.7	Capture Unit	57
4.2.8	Quadrature-Encoder Pulse (QEP) Circuit	57
4.2.9	External ADC Start-of-Conversion	57
4.3	Enhanced Analog-to-Digital Converter (ADC) Module	58
4.4	Enhanced Controller Area Network (eCAN) Module	63
4.5	Multichannel Buffered Serial Port (McBSP) Module	67
4.6	Serial Communications Interface (SCI) Module	71
4.7	Serial Peripheral Interface (SPI) Module	74
4.8	GPIO MUX	77
5	Development Support	80
5.1	Device and Development Support Tool Nomenclature	80
5.2	Documentation Support	81
6	Electrical Specifications	84
6.1	Absolute Maximum Ratings	84
6.2	Recommended Operating Conditions	85
6.3	Electrical Characteristics	85
6.4	Current Consumption by Power-Supply Pins Over Recommended Operating Conditions During Low-Power Modes at 150-MHz SYSCLKOUT	87
6.5	Current Consumption Graphs	88
6.6	Reducing Current Consumption	89
6.7	Power Sequencing Requirements	89
6.8	Signal Transition Levels	91
6.9	Timing Parameter Symbolology	92
6.10	General Notes on Timing Parameters	92
6.11	Test Load Circuit	92
6.12	Device Clock Table	93
6.13	Clock Requirements and Characteristics	93
6.13.1	Input Clock Requirements	93
6.13.2	Output Clock Characteristics	94
6.14	Reset Timing	95
6.15	Low-Power Mode Wakeup Timing	99
6.16	Event Manager Interface	103
6.16.1	PWM Timing	103
6.16.2	Interrupt Timing	105
6.17	General-Purpose Input/Output (GPIO) – Output Timing	106
6.18	General-Purpose Input/Output (GPIO) – Input Timing	107
6.19	SPI Master Mode Timing	108
6.20	SPI Slave Mode Timing	112

6.21	External Interface (XINTF) Timing	114
6.22	XINTF Signal Alignment to XCLKOUT	118
6.23	External Interface Read Timing	119
6.24	External Interface Write Timing	120
6.25	External Interface Ready-on-Read Timing With One External Wait State	122
6.26	External Interface Ready-on-Write Timing With One External Wait State	125
6.27	$\overline{\text{XHOLD}}$ and $\overline{\text{XHOLDA}}$	128
6.28	$\overline{\text{XHOLD}}/\overline{\text{XHOLDA}}$ Timing	129
6.29	On-Chip Analog-to-Digital Converter	131
6.29.1	ADC Absolute Maximum Ratings	131
6.29.2	ADC Electrical Characteristics Over Recommended Operating Conditions	132
6.29.3	Current Consumption for Different ADC Configurations (at 25-MHz ADCCLK)	133
6.29.4	ADC Power-Up Control Bit Timing	134
6.29.5	Detailed Description	135
6.29.5.1	Reference Voltage	135
6.29.5.2	Analog Inputs	135
6.29.5.3	Converter	135
6.29.5.4	Conversion Modes	135
6.29.6	Sequential Sampling Mode (Single Channel) (SMODE = 0)	135
6.29.7	Simultaneous Sampling Mode (Dual-Channel) (SMODE = 1)	137
6.29.8	Definitions of Specifications and Terminology	138
6.29.8.1	Integral Nonlinearity	138
6.29.8.2	Differential Nonlinearity	138
6.29.8.3	Zero Offset	138
6.29.8.4	Gain Error	138
6.29.8.5	Signal-to-Noise Ratio + Distortion (SINAD)	138
6.29.8.6	Effective Number of Bits (ENOB)	138
6.29.8.7	Total Harmonic Distortion (THD)	138
6.29.8.8	Spurious Free Dynamic Range (SFDR)	138
6.30	Multichannel Buffered Serial Port (McBSP) Timing	139
6.30.1	McBSP Transmit and Receive Timing	139
6.30.2	McBSP as SPI Master or Slave Timing	142
6.31	Flash Timing	146
6.31.1	Recommended Operating Conditions	146
7	Mechanical Data	148
	Revision History	149

List of Figures

2-1	SM320F2812 Die Layout	14
2-2	SM320F2812 172-Pin HFG CQFP (Top View)	15
3-1	Functional Block Diagram	26
3-2	F2812 Memory Map (See Notes A. Through G.)	26
3-3	External Interface Block Diagram	38
3-4	Interrupt Sources	40
3-5	Multiplexing of Interrupts Using the PIE Block	41
3-6	Clock and Reset Domains	44
3-7	OSC and PLL Block.....	46
3-8	Recommended Crystal/Clock Connection	47
3-9	Watchdog Module	48
4-1	CPU-Timers	50
4-2	CPU-Timer Interrupts Signals and Output Signal (See Notes A. and B.).....	51
4-3	Event Manager A Functional Block Diagram (See Note A.)	56
4-4	Block Diagram of the F2812 ADC Module	59
4-5	ADC Pin Connections With Internal Reference (See Notes A and B).....	60
4-6	ADC Pin Connections With External Reference	61
4-7	eCAN Block Diagram and Interface Circuit	64
4-8	eCAN Memory Map	65
4-9	McBSP Module With FIFO	68
4-10	Serial Communications Interface (SCI) Module Block Diagram.....	73
4-11	Serial Peripheral Interface Module Block Diagram (Slave Mode).....	76
4-12	GPIO/Peripheral Pin Multiplexing	79
5-1	28x Device Nomenclature	81
6-1	SM320F2812-HT Life Expectancy Curve	86
6-2	Typical Current Consumption Over Frequency.....	88
6-3	Typical Power Consumption Over Frequency	89
6-4	F2812 Typical Power-Up and Power-Down Sequence – Option 2	90
6-5	Output Levels	91
6-6	Input Levels	91
6-7	3.3-V Test Load Circuit	92
6-8	Clock Timing	95
6-9	Power-on Reset in Microcomputer Mode ($XMP/\overline{MC} = 0$) (See Note A).....	97
6-10	Power-on Reset in Microprocessor Mode ($XMP/\overline{MC} = 1$).....	98
6-11	Warm Reset in Microcomputer Mode.....	98
6-12	Effect of Writing Into PLLCR Register	98
6-13	IDLE Entry and Exit Timing	99
6-14	STANDBY Entry and Exit Timing	101
6-15	HALT Wakeup Using XNMI	103
6-16	PWM Output Timing.....	104
6-17	TDIRx Timing.....	105
6-18	\overline{EVASOC} Timing	105
6-19	\overline{EVBSOC} Timing	105
6-20	External Interrupt Timing.....	106
6-21	General-Purpose Output Timing	107
6-22	GPIO Input Qualifier – Example Diagram for QUALPRD = 1	107
6-23	General-Purpose Input Timing	108

6-24	SPI Master Mode External Timing (Clock Phase = 0)	109
6-25	SPI Master External Timing (Clock Phase = 1).....	111
6-26	SPI Slave Mode External Timing (Clock Phase = 0).....	113
6-27	SPI Slave Mode External Timing (Clock Phase = 1).....	114
6-28	Relationship Between XTIMCLK and SYSCLKOUT	117
6-29	Example Read Access	119
6-30	Example Write Access	121
6-31	Example Read With Synchronous XREADY Access	123
6-32	Example Read With Asynchronous XREADY Access	124
6-33	Write With Synchronous XREADY Access	126
6-34	Write With Asynchronous XREADY Access	127
6-35	External Interface Hold Waveform.....	129
6-36	XHOLD/XHOLDA Timing Requirements (XCLKOUT = 1/2 XTIMCLK).....	130
6-37	ADC Analog Input Impedance Model	134
6-38	ADC Power-Up Control Bit Timing	134
6-39	Sequential Sampling Mode (Single-Channel) Timing	136
6-40	Simultaneous Sampling Mode Timing	137
6-41	McBSP Receive Timing	141
6-42	McBSP Transmit Timing	141
6-43	McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0	142
6-44	McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0	143
6-45	McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1	144
6-46	McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1	145

List of Tables

2-1	Hardware Features	13
2-2	Bare Die Information	14
2-3	Signal Descriptions	16
3-1	Addresses of Flash Sectors in F2812	27
3-2	Wait States	28
3-3	Boot Mode Selection	31
3-4	Peripheral Frame 0 Registers	35
3-5	Peripheral Frame 1 Registers	35
3-6	Peripheral Frame 2 Registers	36
3-7	Device Emulation Registers.....	37
3-8	XINTF Configuration and Control Register Mappings	39
3-9	XREVISION Register Bit Definitions	39
3-10	PIE Peripheral Interrupts	41
3-11	PIE Configuration and Control Registers	42
3-12	External Interrupts Registers	43
3-13	PLL, Clocking, Watchdog, and Low-Power Mode Registers	45
3-14	PLLCR Register Bit Definitions	46
3-15	Possible PLL Configuration Modes	47
3-16	F2812 Low-Power Modes	49
4-1	CPU-Timers 0, 1, 2 Configuration and Control Registers.....	52
4-2	Module and Signal Names for EVA and EVB	53
4-3	EVA Registers	54
4-4	ADC Registers	62
4-5	3.3-V eCAN Transceivers for the SM320F2812 DSP	64
4-6	CAN Registers Map	66
4-7	McBSP Register Summary.....	69
4-8	SCI-A Registers	72
4-9	SCI-B Registers	72
4-10	SPI Registers	75
4-11	GPIO Mux Registers	77
4-12	GPIO Data Registers	78
6-1	Typical Current Consumption by Various Peripherals (at 150 MHz)	89
6-2	Recommended Low-Dropout Regulators	89
6-3	Clock Table and Nomenclature.....	93
6-4	Input Clock Frequency	93
6-5	XCLKIN Timing Requirements – PLL Bypassed or Enabled	94
6-6	XCLKIN Timing Requirements – PLL Disabled	94
6-7	Possible PLL Configuration Modes	94
6-8	XCLKOUT Switching Characteristics (PLL Bypassed or Enabled)	94
6-9	Reset ($\overline{\text{XRS}}$) Timing Requirements	95
6-10	IDLE Mode Switching Characteristics	99
6-11	STANDBY Mode Switching Characteristics	100
6-12	HALT Mode Switching Characteristics	102
6-13	PWM Switching Characteristics	104
6-14	Timer and Capture Unit Timing Requirements	104
6-15	External ADC Start-of-Conversion – EVA – Switching Characteristics	105
6-16	External ADC Start-of-Conversion – EVB – Switching Characteristics	105

6-17	Interrupt Switching Characteristics	105
6-18	Interrupt Timing Requirements	106
6-19	General-Purpose Output Switching Characteristics	106
6-20	General-Purpose Input Timing Requirements	107
6-21	SPI Master Mode External Timing (Clock Phase = 0)	108
6-22	SPI Master Mode External Timing (Clock Phase = 1)	110
6-23	SPI Slave Mode External Timing (Clock Phase = 0)	112
6-24	SPI Slave Mode External Timing (Clock Phase = 1)	113
6-25	Relationship Between Parameters Configured in XTIMING and Duration of Pulse	114
6-26	XTIMING Register Configuration Restrictions	115
6-27	Valid and Invalid Timing	115
6-28	XTIMING Register Configuration Restrictions	115
6-29	Valid and Invalid Timing when using Synchronous XREADY	115
6-30	XTIMING Register Configuration Restrictions	116
6-31	XTIMING Register Configuration Restrictions	116
6-32	Asynchronous XREADY	116
6-33	XINTF Clock Configurations	116
6-34	External Memory Interface Read Switching Characteristics	119
6-35	External Memory Interface Read Timing Requirements	119
6-36	External Memory Interface Write Switching Characteristics	120
6-37	External Memory Interface Read Switching Characteristics (Ready-on-Read, 1 Wait State)	122
6-38	External Memory Interface Read Timing Requirements (Ready-on-Read, 1 Wait State)	122
6-39	Synchronous XREADY Timing Requirements (Ready-on-Read, 1 Wait State)	122
6-40	Asynchronous XREADY Timing Requirements (Ready-on-Read, 1 Wait State)	122
6-41	External Memory Interface Write Switching Characteristics (Ready-on-Write, 1 Wait State)	125
6-42	Synchronous XREADY Timing Requirements (Ready-on-Write, 1 Wait State)	125
6-43	Asynchronous XREADY Timing Requirements (Ready-on-Write, 1 Wait State)	125
6-44	XHOLD/XHOLDA Timing Requirements (XCLKOUT = XTIMCLK)	129
6-45	XHOLD/XHOLDA Timing Requirements (XCLKOUT = 1/2 XTIMCLK)	130
6-46	DC Specifications	132
6-47	AC Specifications	133
6-48	Current Consumption	133
6-49	ADC Power-Up Delays	134
6-50	Sequential Sampling Mode Timing	136
6-51	Simultaneous Sampling Mode Timing	137
6-52	McBSP Timing Requirements	139
6-53	McBSP Switching Characteristics	140
6-54	McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b, CLKXP = 0)	142
6-55	McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b, CLKXP = 0)	142
6-56	McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 0)	143
6-57	McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 11b, CLKXP = 0)	143
6-58	McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b, CLKXP = 1)	144
6-59	McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b, CLKXP = 1)	144
6-60	McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 1)	145
6-61	McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 11b, CLKXP = 1)	145
6-62	Flash Endurance Timing	146
6-63	Flash Parameters at 150-MHz SYSCLKOUT	146
6-64	Flash/OTP Access Timing	146

6-65	Minimum Required Wait-States at Different Frequencies	147
------	---	---------------------

Digital Signal Processor

Check for Samples: [SM320F2812-HT](#)

1 Features

- **High-Performance Static CMOS Technology**
 - 150 MHz (6.67 ns Cycle Time)
 - Low Power (1.8 V Core at 135 MHz, 1.9 V, Core at 150 MHz, 3.3 V I/O) Design
 - 3.3 V Flash Voltage
- **JTAG Boundary Scan Support⁽¹⁾**
- **High-Performance 32 Bit CPU (TMS320C28x)**
 - 16 × 16 and 32 × 32 MAC Operations
 - 16 × 16 Dual MAC
 - Harvard Bus Architecture
 - Atomic Operations
 - Fast Interrupt Response and Processing
 - Unified Memory Programming Model
 - 4M Linear Program Address Reach
 - 4M Linear Data Address Reach
 - Code-Efficient (in C/C++ and Assembly)
 - TMS320F24x/LF240x Processor Source Code Compatible
- **On-Chip Memory**
 - Flash Devices: Up to 128K × 16 Flash (Four 8K × 16 and Six 16K × 16 Sectors)
 - ROM Devices: Up to 128K × 16 ROM
 - 1K × 16 OTP ROM
 - L0 and L1: 2 Blocks of 4K × 16 Each Single-Access RAM (SARAM)
 - H0: 1 Block of 8K × 16 SARAM
 - M0 and M1: 2 Blocks of 1K × 16 Each SARAM
- **Boot ROM (4K × 16)**
 - With Software Boot Modes
 - Standard Math Tables
- **External Interface**
 - Up to 1M Total Memory
 - Programmable Wait States
 - Programmable Read/Write Strobe Timing
 - Three Individual Chip Selects
- **Clock and System Control**
 - Dynamic PLL Ratio Changes Supported
 - On-Chip Oscillator
 - Watchdog Timer Module
- **Three External Interrupts**
- **Peripheral Interrupt Expansion (PIE) Block That Supports 45 Peripheral Interrupts**
- **128 Bit Security Key/Lock**
 - Protects Flash/ROM/OTP and L0/L1 SARAM
 - Prevents Firmware Reverse Engineering
- **Three 32 Bit CPU Timers**
- **Motor Control Peripherals**
 - Two Event Managers (EVA, EVB)
 - Compatible to 240xA Devices
- **Serial Port Peripherals**
 - Serial Peripheral Interface (SPI)
 - Two Serial Communications Interfaces (SCIs), Standard UART
 - Enhanced Controller Area Network (eCAN)
 - Multichannel Buffered Serial Port (McBSP) With SPI Mode
- **12 Bit ADC, 16 Channels**
 - 2 × 8 Channel Input Multiplexer
 - Two Sample-and-Hold
 - Single/Simultaneous Conversions
 - Fast Conversion Rate: 80 ns/12.5 MSPS
- **Up to 56 Individually Programmable, Multiplexed General-Purpose Input / Output (GPIO) Pins**
- **Advanced Emulation Features**
 - Analysis and Breakpoint Functions
 - Real-Time Debug via Hardware
- **Development Tools Include**
 - ANSI C/C++ Compiler/Assembler/Linker
 - Supports TMS320C24x™/240x Instructions
 - Code Composer Studio™ IDE
 - DSP/BIOS™
 - JTAG Scan Controllers [Texas Instruments (TI) or Third-Party]
 - Evaluation Modules
 - Broad Third-Party Digital Motor Control Support
- **Low-Power Modes and Power Savings**
 - IDLE, STANDBY, HALT Modes Supported
 - Disable Individual Peripheral Clocks

(1) IEEE Standard 1149.1-1990, IEEE Standard Test-Access Port
TMS320C24x, Code Composer Studio, DSP/BIOS, C28x, TMS320C2000, TMS320C54x, TMS320C55x, TMS320C28x are trademarks of Texas Instruments.
eZdsp is a trademark of Spectrum Digital Incorporated.

1.1 SUPPORTS EXTREME TEMPERATURE APPLICATIONS

- **Controlled Baseline**
- **One Assembly/Test Site**
- **One Fabrication Site**
- **Available in Extreme (–55°C/220°C) Temperature Range⁽²⁾**
- **Extended Product Life Cycle**
- **Extended Product-Change Notification**
- **Product Traceability**
- **Texas Instruments high temperature products utilize highly optimized silicon (die) solutions with design and process enhancements to maximize performance over extended temperatures.**

(2) Custom temperature ranges available

2 Introduction

This section provides a summary of the device features, lists the pin assignments, and describes the function of each pin. This document also provides detailed descriptions of peripherals, electrical specifications, parameter measurement information, and mechanical data about the available packaging.

2.1 Description

The SM320F2812 device, member of the C28xE DSP generation, is a highly integrated, high-performance solution for demanding control applications. The functional blocks and the memory maps are described in Section 3, Functional Overview.

Throughout this document SM320F2812 is abbreviated as F2812.

2.2 Device Summary

[Table 2-1](#) provides a summary of the device features.

Table 2-1. Hardware Features

FEATURE		F2812
Instruction Cycle (at 150 MHz)		6.67 ns
Single-Access RAM (SARAM) (16 bit word)		18K
3.3 V On-Chip Flash (16 bit word)		128K
On-Chip ROM (16-bit word)		—
Code Security for On-Chip Flash/SARAM/OTP/ROM		Yes
Boot ROM		Yes
OTP ROM (1K × 16)		Yes
External Memory Interface		Yes
Event Managers A and B (EVA and EVB)		EVA, EVB
• General-Purpose (GP) Timers		4
• Compare (CMP)/PWM		16
• Capture (CAP)/QEP Channels		6/2
Watchdog Timer		Yes
12 Bit ADC		Yes
• Channels		16
32 Bit CPU Timers		3
SPI		Yes
SCIA, SCIB		SCIA, SCIB
CAN		Yes
McBSP		Yes
Digital I/O Pins (Shared)		56
External Interrupts		3
Supply Voltage		1.8-V Core, (135 MHz) 1.9-V Core (150 MHz), 3.3-V I/O
Temperature Options	S: –55°C to 220°C	Yes



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2.3 Die Layout

The SM320F2812 die layout is shown in [Figure 2-1](#). See [Table 2-3](#) for a description of each pad's function.




Figure 2-1. SM320F2812 Die Layout

Table 2-2. Bare Die Information

DIE SIZE	DIE PAD SIZE	DIE PAD COORDINATES	DIE THICKNESS	DIE PAD COMPOSITI ON	BACKSIDE FINISH	BACKSIDE POTENTIAL
219.4 x 207.0 (mils); 5572.0 x 5258.0 (µm)	55.0 x 64.0 (µm)	See Table 2-3	11.0 mils	AlCu/TiN	Silicon with backgrind	Ground

2.5 Signal Descriptions

Table 2-3 specifies the signals on the F2812 device. All digital inputs are TTL-compatible. All outputs are 3.3 V with CMOS levels. Inputs are not 5 V tolerant. A 100 μ A (or 20 μ A) pullup/pulldown is used.

Table 2-3. Signal Descriptions⁽¹⁾

NAME	PIN NO. 172-PIN HFG	DIE PAD NO.	DIE PAD X-CENTER (μ m)	DIE PAD Y-CENTER (μ m)	I/O/Z ⁽²⁾	PU/PD ⁽³⁾	DESCRIPTION
XINTF SIGNALS							
XA[18]	154	173	42.6	2281.5	O/Z	–	19-bit XINTF Address Bus
XA[17]	152	171	42.6	2485.3	O/Z	–	
XA[16]	149	167	42.6	2819.6	O/Z	–	
XA[15]	145	163	42.6	3182.9	O/Z	–	
XA[14]	141	157	42.6	3774.9	O/Z	–	
XA[13]	138	154	42.6	4029.4	O/Z	–	
XA[12]	135	151	42.6	4401.3	O/Z	–	
XA[11]	129	145	255.7	5057.5	O/Z	–	
XA[10]	127	143	474.4	5057.5	O/Z	–	
XA[9]	122	138	996.5	5057.5	O/Z	–	
XA[8]	118	134	1492.4	5057.5	O/Z	–	
XA[7]	116	131	1825.2	5057.5	O/Z	–	
XA[6]	109	124	2566.0	5057.5	O/Z	–	
XA[5]	106	121	2937.9	5057.5	O/Z	–	
XA[4]	101	116	3518.7	5057.5	O/Z	–	
XA[3]	83	96	5361.5	4471.5	O/Z	–	
XA[2]	78	91	5361.5	3927.2	O/Z	–	
XA[1]	42	49	5024.5	42.6	O/Z	–	
XA[0]	18	24	2403.5	42.6	O/Z	–	
XD[15]	144	162	42.6	3306.9	I/O/Z	PU	16-bit XINTF Data Bus
XD[14]	136	152	42.6	4277.3	I/O/Z	PU	
XD[13]	95	110	4194.1	5057.5	I/O/Z	PU	
XD[12]	94	109	4318.1	5057.5	I/O/Z	PU	
XD[11]	72	85	5361.5	3382.2	I/O/Z	PU	
XD[10]	71	84	5361.5	3258.3	I/O/Z	PU	
XD[9]	67	77	5361.5	2608.4	I/O/Z	PU	
XD[8]	64	74	5361.5	2312.1	I/O/Z	PU	
XD[7]	53	60	5361.5	1045.9	I/O/Z	PU	
XD[6]	38	45	4586.0	42.6	I/O/Z	PU	
XD[5]	35	42	4281.2	42.6	I/O/Z	PU	
XD[4]	32	39	3966.6	42.6	I/O/Z	PU	
XD[3]	29	36	3652.0	42.6	I/O/Z	PU	
XD[2]	26	33	3337.5	42.6	I/O/Z	PU	
XD[1]	23	30	3022.9	42.6	I/O/Z	PU	
XD[0]	20	27	2708.3	42.6	I/O/Z	PU	

(1) Typical drive strength of the output buffer for all pins is 4 mA except for TDO, XCLKOUT, XF, XINTF, EMU0, and EMU1 pins, which are 8 mA.

(2) I = Input, O = Output, Z = High impedance

(3) PU = pin has internal pullup; PD = pin has internal pulldown

Table 2-3. Signal Descriptions⁽¹⁾ (continued)

NAME	PIN NO. 172-PIN HFG	DIE PAD NO.	DIE PAD X-CENTER (μm)	DIE PAD Y-CENTER (μm)	I/O/Z ⁽²⁾	PU/PD ⁽³⁾	DESCRIPTION
XMP/MC	17	23	2308.2	42.6	I	PD	Microprocessor/Microcomputer Mode Select. Switches between microprocessor and microcomputer mode. When high, Zone 7 is enabled on the external interface. When low, Zone 7 is disabled from the external interface and on-chip boot ROM may be accessed instead. This signal is latched into the XINTCNF2 register on a reset and the user can modify this bit in software. The state of the XMP/MC pin is ignored after reset.
XHOLD	155	174	42.6	2157.6	I	PU	External Hold Request. XHOLD, when active (low), requests the XINTF to release the external bus and place all buses and strobes into a high-impedance state. The XINTF releases the bus when any current access is complete and there are no pending accesses on the XINTF.
XHOLDA	80	93	5361.5	4137.4	O/Z	–	External Hold Acknowledge. XHOLDA is driven active (low) when the XINTF has granted a XHOLD request. All XINTF buses and strobe signals are in a high-impedance state. XHOLDA is released when the XHOLD signal is released. External devices should only drive the external bus when XHOLDA is active (low).
XZCS0AND1	43	50	5148.5	42.6	O/Z	–	XINTF Zone 0 and Zone 1 Chip Select. XZCS0AND1 is active (low) when an access to the XINTF Zone 0 or Zone 1 is performed.
XZCS2	86	100	5361.5	4844.2	O/Z	–	XINTF Zone 2 Chip Select. XZCS2 is active (low) when an access to the XINTF Zone 2 is performed.
XZCS6AND7	130	146	42.6	4888.6	O/Z	–	XINTF Zone 6 and Zone 7 Chip Select. XZCS6AND7 is active (low) when an access to the XINTF Zone 6 or Zone 7 is performed.
XWE	82	95	5361.5	4347.5	O/Z	–	Write Enable. Active-low write strobe. The write strobe waveform is specified, per zone basis, by the Lead, Active, and Trail periods in the XTIMINGx registers.
XRD	41	48	4900.6	42.6	O/Z	–	Read Enable. Active-low read strobe. The read strobe waveform is specified, per zone basis, by the Lead, Active, and Trail periods in the XTIMINGx registers. NOTE: The XRD and XWE signals are mutually exclusive.
XR/W	50	57	5361.5	755.0	O/Z	–	Read Not Write Strobe. Normally held high. When low, XR/W indicates write cycle is active; when high, XR/W indicates read cycle is active.
XREADY	157	176	42.6	1972.4	I	PU	Ready Signal. Indicates peripheral is ready to complete the access when asserted to 1. XREADY can be configured to be a synchronous or an asynchronous input. See the timing diagrams for more details.

Table 2-3. Signal Descriptions⁽¹⁾ (continued)

NAME	PIN NO. 172-PIN HFG	DIE PAD NO.	DIE PAD X-CENTER (μm)	DIE PAD Y-CENTER (μm)	I/O/Z ⁽²⁾	PU/PD ⁽³⁾	DESCRIPTION
JTAG AND MISCELLANEOUS SIGNALS							
X1/XCLKIN	75	88	5361.5	3668.7	I		Oscillator Input – input to the internal oscillator. This pin is also used to feed an external clock. The 28 \times can be operated with an external clock source, provided that the proper voltage levels be driven on the X1/XCLKIN pin. It should be noted that the X1/XCLKIN pin is referenced to the 1.8-V (or 1.9-V) core digital power supply (V_{DD}), rather than the 3.3-V I/O supply (V_{DDIO}). A clamping diode may be used to clamp a buffered clock signal to ensure that the logic-high level does not exceed V_{DD} (1.8 V or 1.9 V) or a 1.8-V oscillator may be used.
X2	74	87	5361.5	3582.6	O		Oscillator Output
XCLKOUT	117	132	1701.2	5057.5	O	–	Output clock derived from SYSCLKOUT to be used for external wait-state generation and as a general-purpose clock source. XCLKOUT is either the same frequency, 1/2 the frequency, or 1/4 the frequency of SYSCLKOUT. At reset, XCLKOUT = SYSCLKOUT/4. The XCLKOUT signal can be turned off by setting bit 3 (CLKOFF) of the XINTCNF2 register to 1.
TESTSEL	131	147	42.6	4764.6	I	PD	Test Pin. Reserved for TI. Must be connected to ground.
$\overline{\text{XRS}}$	156	175	42.6	2077.8	I/O	PU	<p>Device Reset (in) and Watchdog Reset (out).</p> <p>Device reset. $\overline{\text{XRS}}$ causes the device to terminate execution. The PC points to the address contained at the location 0x3FFFC0. When $\overline{\text{XRS}}$ is brought to a high level, execution begins at the location pointed to by the PC. This pin is driven low by the DSP when a watchdog reset occurs. During watchdog reset, the $\overline{\text{XRS}}$ pin is driven low for the watchdog reset duration of 512 XCLKIN cycles.</p> <p>The output buffer of this pin is an open-drain with an internal pullup (100 μA, typical). It is recommended that this pin be driven by an open-drain device.</p>
TEST1	66	76	5361.5	2522.3	I/O	–	Test Pin. Reserved for TI. On F281x devices, TEST1 must be left unconnected.
TEST2	65	75	5361.5	2436.1	I/O	–	Test Pin. Reserved for TI. On F281x devices, TEST2 must be left unconnected.

Table 2-3. Signal Descriptions⁽¹⁾ (continued)

NAME	PIN NO. 172-PIN HFG	DIE PAD NO.	DIE PAD X-CENTER (μm)	DIE PAD Y-CENTER (μm)	I/O/Z ⁽²⁾	PU/PD ⁽³⁾	DESCRIPTION
$\overline{\text{TRST}}$	132	148	42.6	4684.8	I	PD	JTAG test reset with internal pulldown. $\overline{\text{TRST}}$, when driven high, gives the scan system control of the operations of the device. If this signal is not connected or driven low, the device operates in its functional mode, and the test reset signals are ignored. NOTE: Do not use pullup resistors on $\overline{\text{TRST}}$; it has an internal pulldown device. In a low-noise environment, $\overline{\text{TRST}}$ can be left floating. In a high-noise environment, an additional pulldown resistor may be needed. The value of this resistor should be based on drive strength of the debugger pods applicable to the design. A 2.2-k Ω resistor generally offers adequate protection. Since this is application specific, it is recommended that each target board is validated for proper operation of the debugger and the application.
TCK	133	149	42.6	4605.1	I	PU	JTAG test clock with internal pullup
TMS	123	139	872.5	5057.5	I	PU	JTAG test-mode select (TMS) with internal pullup. This serial control input is clocked into the TAP controller on the rising edge of TCK.
TDI	128	144	350.4	5057.5	I	PU	JTAG test data input (TDI) with internal pullup. TDI is clocked into the selected register (instruction or data) on a rising edge of TCK.
TDO	124	140	777.9	5057.5	O/Z	–	JTAG scan out, test data output (TDO). The contents of the selected register (instruction or data) is shifted out of TDO on the falling edge of TCK.
EMU0	133	150	42.6	4525.3	I/O/Z	PU	Emulator pin 0. When $\overline{\text{TRST}}$ is driven high, this pin is used as an interrupt to or from the emulator system and is defined as input/output through the JTAG scan.
EMU1	143	161	42.6	3430.9	I/O/Z	PU	Emulator pin 1. When $\overline{\text{TRST}}$ is driven high, this pin is used as an interrupt to or from the emulator system and is defined as input/output through the JTAG scan.

Table 2-3. Signal Descriptions⁽¹⁾ (continued)

NAME	PIN NO. 172-PIN HFG	DIE PAD NO.	DIE PAD X-CENTER (μm)	DIE PAD Y-CENTER (μm)	I/O/Z ⁽²⁾	PU/PD ⁽³⁾	DESCRIPTION
ADC ANALOG INPUT SIGNALS							
ADCINA7	163	186	42.6	1253.9	I		Eight-channel analog inputs for Sample-and-Hold A. The ADC pins should not be driven before V_{DDA1} , V_{DDA2} , and V_{DDAIO} pins have been fully powered up.
ADCINA6	164	188	42.6	1094.3	I		
ADCINA5	165	190	42.6	954.0	I		
ADCINA4	166	192	42.6	794.4	I		
ADCINA3	167	194	42.6	654.1	I		
ADCINA2	168	196	42.6	513.9	I		
ADCINA1	169	197	42.6	434.1	I		
ADCINA0	170	198	42.6	354.3	I		
ADCINB7	9	13	1355.2	42.6	I		Eight-channel analog inputs for Sample-and-Hold B. The ADC pins should not be driven before the V_{DDA1} , V_{DDA2} , and V_{DDAIO} pins have been fully powered up.
ADCINB6	8	11	1164.6	42.6	I		
ADCINB5	7	10	1069.2	42.6	I		
ADCINB4	6	8	878.6	42.6	I		
ADCINB3	5	6	688.0	42.6	I		
ADCINB2	4	4	497.4	42.6	I		
ADCINB1	3	3	402.1	42.6	I		
ADCINB0	2	2	306.8	42.6	I		
ADCREFP	11	15	1545.8	42.6	O		ADC Voltage Reference Output (2 V). Requires a low ESR (50 m Ω – 1.5 Ω) ceramic bypass capacitor of 10 μF to analog ground. (Can accept external reference input (2 V) if the software bit is enabled for this mode. 1- μF to 10- μF low ESR capacitor can be used in the external reference mode.)
ADCREFM	10	14	1450.5	42.6	O		ADC Voltage Reference Output (1 V). Requires a low ESR (50 m Ω – 1.5 Ω) ceramic bypass capacitor of 10 μF to analog ground. (Can accept external reference input (1 V) if the software bit is enabled for this mode. 1- μF to 10- μF low ESR capacitor can be used in the external reference mode.)
ADCRESEXT	16	22	2212.9	42.63	O		ADC External Current Bias Resistor (24.9 k Ω \pm 5%)
ADCBGREFIN	160	180	42.6	1680.9	I		Test Pin. Reserved for TI. Must be left unconnected.
AVSSREFBG	12	17	1831.7	42.6	I		ADC Analog GND
AVDDREFBG	13	18	1736.4	42.6	I		ADC Analog Power (3.3 V)
ADCLO	171	199	42.6	274.5	I		Common Low Side Analog Input. Connect to analog ground.
V_{SSA1}	15	21	2117.6	42.6	I		ADC Analog GND
V_{SSA2}	161	182	42.6	1550.7	I		ADC Analog GND
V_{DDA1}	14	19	1927.0	42.6	I		ADC Analog 3.3-V Supply
V_{DDA2}	162	184	42.6	1394.2	I		ADC Analog 3.3-V Supply
V_{SS1}	159	178	42.6	1830.8	I		ADC Digital GND
V_{DD1}	158	177	42.6	1901.0	I		ADC Digital 1.8-V (or 1.9-V) Supply
V_{DDAIO}	1	1	211.5	42.6			3.3-V Analog I/O Power Pin
V_{SSAIO}	172	200	42.6	204.3			Analog I/O Ground Pin

Table 2-3. Signal Descriptions⁽¹⁾ (continued)

NAME	PIN NO. 172-PIN HFG	DIE PAD NO.	DIE PAD X-CENTER (μm)	DIE PAD Y-CENTER (μm)	I/O/Z ⁽²⁾	PU/PD ⁽³⁾	DESCRIPTION
POWER SIGNALS							
V _{DD}	22	29	2927.6	42.6			1.8-V or 1.9-V Core Digital Power Pins. See Section 6.2, Recommended Operating Conditions, for voltage requirements.
V _{DD}	36	43	4395.4	42.6			
V _{DD}	55	62	5361.5	1256.0			
V _{DD}	73	86	5361.5	3496.4			
V _{DD}	-	98	5361.5	4671.835			
V _{DD}	98	113	3861.3	5057.5			
V _{DD}	110	125	2451.9	5057.5			
V _{DD}	125	141	663.7	5057.5			
V _{DD}	140	156	42.6	3845.1			
V _{DD}	150	169	42.6	2635.3			
V _{SS}	-	25	2517.7	42.6			Core and Digital I/O Ground Pins
V _{SS}	31	38	3871.3	42.6			
V _{SS}	37	44	4490.7	42.6			
V _{SS}	51	58	5361.5	869.2			
V _{SS}	57	65	5361.5	1514.6			
V _{SS}	-	79	5361.5	2818.6			
V _{SS}	76	89	5361.5	3754.9			
V _{SS}	84	97	5361.5	4585.7			
V _{SS}	97	112	3956.0	5057.5			
V _{SS}	103	118	3280.5	5057.5			
V _{SS}	111	126	2357.2	5057.5			
V _{SS}	-	133	1587.1	5057.5			
V _{SS}	126	142	569.0	5057.5			
V _{SS}	139	155	42.6	3915.2			
V _{SS}	-	159	42.6	3580.8			
V _{SS}	-	168	42.6	2705.4			
V _{DDIO}	30	37	3776.0	42.6			3.3–V I/O Digital Power Pins
V _{DDIO}	63	73	5361.5	2226.0			
V _{DDIO}	79	92	5361.5	4051.2			
V _{DDIO}	-	105	4784.7	5057.5			
V _{DDIO}	112	127	2262.5	5057.5			
V _{DDIO}	142	160	42.6	3510.7			3.3–V Flash Core Power Pin. This pin should be connected to 3.3 V at all times after power-up sequence requirements have been met. This pin is used as VDDIO in ROM parts and must be connected to 3.3 V in ROM parts as well.
V _{DD3VFL}	68	78	5361.5	2732.4			

Signal Descriptions (Continued)⁽¹⁾

GPIO	PERIPHERAL SIGNAL	PIN NO.	DIE PAD NO.	DIE PAD X-CENTER	DIE PAD Y-CENTER	I/O/Z ⁽²⁾	PU/PD ⁽³⁾	DESCRIPTION
		172-PIN HFG						
GPIO OR PERIPHERAL SIGNALS								
GPIOA OR EVA SIGNALS								
GPIOA0	PWM1 (O)	90	104	4908.6	5057.5	I/O/Z	PU	GPIO or PWM Output Pin #1
GPIOA1	PWM2 (O)	91	106	4690.0	5057.5	I/O/Z	PU	GPIO or PWM Output Pin #2
GPIOA2	PWM3 (O)	92	107	4566.0	5057.5	I/O/Z	PU	GPIO or PWM Output Pin #3
GPIOA3	PWM4 (O)	93	108	4442.1	5057.5	I/O/Z	PU	GPIO or PWM Output Pin #4
GPIOA4	PWM5 (O)	96	111	4070.1	5057.5	I/O/Z	PU	GPIO or PWM Output Pin #5
GPIOA5	PWM6 (O)	99	114	3766.6	5057.5	I/O/Z	PU	GPIO or PWM Output Pin #6
GPIOA6	T1PWM_T1CMP (I)	100	115	3642.7	5057.5	I/O/Z	PU	GPIO or Timer 1 Output
GPIOA7	T2PWM_T2CMP (I)	102	117	3394.7	5057.5	I/O/Z	PU	GPIO or Timer 2 Output
GPIOA8	CAP1_QEP1 (I)	104	119	3185.9	5057.5	I/O/Z	PU	GPIO or Capture Input #1
GPIOA9	CAP2_QEP2 (I)	105	120	3061.9	5057.5	I/O/Z	PU	GPIO or Capture Input #2
GPIOA10	CAP3_QEP1 (I)	107	122	2814.0	5057.5	I/O/Z	PU	GPIO or Capture Input #3
GPIOA11	TDIRA (I)	114	129	2073.2	5057.5	I/O/Z	PU	GPIO or Timer Direction
GPIOA12	TCLKINA (I)	115	130	1949.2	5057.5	I/O/Z	PU	GPIO or Timer Clock Input
GPIOA13	$\overline{\text{C1TRIP}}$ (I)	119	135	1368.4	5057.5	I/O/Z	PU	GPIO or Compare 1 Output Trip
GPIOA14	$\overline{\text{C2TRIP}}$ (I)	120	136	1244.5	5057.5	I/O/Z	PU	GPIO or Compare 2 Output Trip
GPIOA15	$\overline{\text{C3TRIP}}$ (I)	121	137	1120.5	5057.5	I/O/Z	PU	GPIO or Compare 3 Output Trip
GPIOB OR EVB SIGNALS								
GPIOB0	PWM7 (O)	44	51	5361.5	211.5	I/O/Z	PU	GPIO or PWM Output Pin #7
GPIOB1	PWM8 (O)	45	52	5361.5	302.1	I/O/Z	PU	GPIO or PWM Output Pin #8
GPIOB2	PWM9 (O)	46	53	5361.5	392.7	I/O/Z	PU	GPIO or PWM Output Pin #9
GPIOB3	PWM10 (O)	47	54	5361.5	483.2	I/O/Z	PU	GPIO or PWM Output Pin #10
GPIOB4	PWM11 (O)	48	55	5361.5	573.8	I/O/Z	PU	GPIO or PWM Output Pin #11
GPIOB5	PWM12 (O)	49	56	5361.5	664.4	I/O/Z	PU	GPIO or PWM Output Pin #12
GPIOB6	T3PWM_T3CMP (I)	52	59	5361.5	955.3	I/O/Z	PU	GPIO or Timer 3 Output
GPIOB7	T4PWM_T4CMP (I)	54	61	5361.5	1169.9	I/O/Z	PU	GPIO or Timer 4 Output

(1) Typical drive strength of the output buffer for all pins [except TDO, XCLKOUT, XF, XINTF, EMU0, and EMU1 pins] is 4 mA typical.

(2) I = Input, O = Output, Z = High impedance

(3) PU = pin has internal pullup; PD = pin has internal pulldown

Signal Descriptions (Continued)⁽¹⁾ (continued)

GPIO	PERIPHERAL SIGNAL	PIN NO.	DIE PAD NO.	DIE PAD X-CENTER	DIE PAD Y-CENTER	I/O/Z ⁽²⁾	PU/PD ⁽³⁾	DESCRIPTION
		172-PIN HFG						
GPIOB8	CAP4_QEP3 (I)	56	64	5361.5	1428.4	I/O/Z	PU	GPIO or Capture Input #4
GPIOB9	CAP5_QEP4 (I)	58	66	5361.5	1600.7	I/O/Z	PU	GPIO or Capture Input #5
GPIOB10	CAP6_QEP12 (I)	59	67	5361.5	1691.3	I/O/Z	PU	GPIO or Capture Input #6
GPIOB11	TDIRB (I)	69	81	5361.5	2990.9	I/O/Z	PU	GPIO or Timer Direction
GPIOB12	TCLKINB (I)	70	82	5361.5	3081.5	I/O/Z	PU	GPIO or Timer Clock Input
GPIOB13	C4TRIP (I)	60	69	5361.5	1868.1	I/O/Z	PU	GPIO or Compare 4 Output Trip
GPIOB14	C5TRIP (I)	61	71	5361.5	2044.8	I/O/Z	PU	GPIO or Compare 5 Output Trip
GPIOB15	C6TRIP (I)	62	72	5361.5	2135.4	I/O/Z	PU	GPIO or Compare 6 Output Trip
GPIOD OR EVA SIGNALS								
GPIOD0	T1CTRIP_PDPINTA (I)	108	123	2690.0	5057.5	I/O/Z	PU	Timer 1 Compare Output Trip
GPIOD1	T2CTRIP/EVASOC (I)	113	128	2167.8	5057.5	I/O/Z	PU	Timer 2 Compare Output Trip or External ADC Start-of-Conversion EV-A
GPIOD OR EVB SIGNALS								
GPIOD5	T3CTRIP_PDPINTB (I)	77	90	5361.5	3841.1	I/O/Z	PU	Timer 3 Compare Output Trip
GPIOD6	T4CTRIP/EVBSOC (I)	81	94	5361.5	4261.4	I/O/Z	PU	Timer 4 Compare Output Trip or External ADC Start-of-Conversion EV-B
GPIOE OR INTERRUPT SIGNALS								
GPIOE0	XINT1_XBIO (I)	146	164	42.6	3059.0	I/O/Z	–	GPIO or XINT1 or XBIO input
GPIOE1	XINT2_ADCSOC (I)	148	166	42.6	2899.4	I/O/Z	–	GPIO or XINT2 or ADC start of conversion
GPIOE2	XNMI_XINT13 (I)	147	165	42.6	2979.2	I/O/Z	PU	GPIO or XNMI or XINT13
GPIOF OR SPI SIGNALS								
GPIOF0	SPISIMOA (O)	39	46	4709.9	42.6	I/O/Z	–	GPIO or SPI slave in, master out
GPIOF1	SPISOMIA (I)	40	47	4805.3	42.6	I/O/Z	–	GPIO or SPI slave out, master in
GPIOF2	SPICLKA (I/O)	33	40	4090.6	42.6	I/O/Z	–	GPIO or SPI clock
GPIOF3	SPISTEA (I/O)	34	41	4185.9	42.6	I/O/Z	–	GPIO or SPI slave transmit enable
GPIOF OR SCI-A SIGNALS								
GPIOF4	SCITXDA (O)	151	170	42.6	2565.1	I/O/Z	PU	GPIO or SCI asynchronous serial port TX data
GPIOF5	SCIRXDA (I)	153	172	42.6	2361.3	I/O/Z	PU	GPIO or SCI asynchronous serial port RX data


Signal Descriptions (Continued)⁽¹⁾ (continued)

GPIO	PERIPHERAL SIGNAL	PIN NO.	DIE PAD NO.	DIE PAD X-CENTER	DIE PAD Y-CENTER	I/O/Z ⁽²⁾	PU/PD ⁽³⁾	DESCRIPTION
		172-PIN HFG						
GPIOF OR CAN SIGNALS								
GPIOF6	CANTXA (O)	85	99	5361.5	4758.0	I/O/Z	PU	GPIO or eCAN transmit data
GPIOF7	CANRXA (I)	87	101	5192.7	5057.5	I/O/Z	PU	GPIO or eCAN receive data
GPIOF OR McBSP SIGNALS								
GPIOF8	MCLKXA (I/O)	27	34	3461.4	42.6	I/O/Z	PU	GPIO or transmit clock
GPIOF9	MCLKRA (I/O)	24	31	3146.8	42.6	I/O/Z	PU	GPIO or receive clock
GPIOF10	MFSXA (I/O)	25	32	3242.2	42.6	I/O/Z	PU	GPIO or transmit frame synch
GPIOF11	MFSRA (I/O)	28	35	3556.7	42.6	I/O/Z	PU	GPIO or receive frame synch
GPIOF12	MDXA (O)	21	28	2832.3	42.6	I/O/Z	–	GPIO or transmitted serial data
GPIOF13	MDRA (I)	19	26	2613.0	42.6	I/O/Z	PU	GPIO or received serial data
GPIOF OR XF CPU OUTPUT SIGNAL								
GPIOF14	XF_XPLLDIS (O)	137	153	42.6	4153.3	I/O/Z	PU	This pin has three functions: 1. XF – General-purpose output pin. 2. XPLLDIS – This pin is sampled during reset to check if the PLL needs to be disabled. The PLL will be disabled if this pin is sensed low. HALT and STANDBY modes cannot be used when the PLL is disabled. 3. GPIO – GPIO function
GPIOG OR SCI-B SIGNALS								
GPIOG4	SCITXDB (O)	88	102	5098.0	5057.5	I/O/Z	–	GPIO or SCI asynchronous serial port transmit data
GPIOG5	SCIRXDB (I)	89	103	5003.3	5057.5	I/O/Z	–	GPIO or SCI asynchronous serial port receive data

NOTE

Other than the power supply pins, no pin should be driven before the 3.3-V rail has reached recommended operating conditions.

3 Functional Overview




† 45 of the possible 96 interrupts are used on the device.

‡ Protected by the code-security module.

Figure 3-1. Functional Block Diagram

3.1 Memory Map



LEGEND:



Only one of these vector maps—M0 vector, PIE vector, BROM vector, XINTF vector—should be enabled at a time.

- Memory blocks are not to scale.
- Reserved locations are reserved for future expansion. Application should not access these areas.
- Boot ROM and Zone 7 memory maps are active either in on-chip or XINTF zone depending on MP/MC, not in both.
- Peripheral Frame 0, Peripheral Frame 1, and Peripheral Frame 2 memory maps are restricted to data memory only. User program cannot access these memory maps in program space.
- Protected means the order of Write followed by Read operations is preserved rather than the pipeline order.
- Certain memory ranges are EALLOW protected against spurious writes after configuration.
- Zones 0 and 1 and Zones 6 and 7 share the same chip select; hence, these memory blocks have mirrored locations.

Figure 3-2. F2812 Memory Map (See Notes A. Through G.)

Table 3-1. Addresses of Flash Sectors in F2812

ADDRESS RANGE	PROGRAM AND DATA SPACE
0x3D 8000 0x3D 9FFF	Sector J, 8K × 16
0x3D A000 0x3D BFFF	Sector I, 8K × 16
0x3D C000 0x3D FFFF	Sector H, 16K × 16
0x3E 0000 0x3E 3FFF	Sector G, 16K × 16
0x3E 4000 0x3E 7FFF	Sector F, 16K × 16
0x3E 8000 0x3E BFFF	Sector E, 16K × 16
0x3E C000 0x3E FFFF	Sector D, 16K × 16
0x3F 0000 0x3F 3FFF	Sector C, 16K × 16
0x3F 4000 0x3F 5FFF	Sector B, 8K × 16
0x3F 6000	Sector A, 8K × 16
0x3F 7F80 0x3F 7FF5	Program to 0x0000 when using the Code Security Module
0x3F 7FF6 0x3F 7FF7	Boot-to-Flash (or ROM) Entry Point (program branch instruction here)
0x3F 7FF8 0x3F 7FFF	Security Password (128-Bit) (Do not program to all zeros)

The Low 64K of the memory address range maps into the data space of the 240x. The High 64K of the memory address range maps into the program space of the 24x/240x. 24x/240x-compatible code only executes from the High 64K memory area. Hence, the top 32K of Flash/ROM and H0 SARAM block can be used to run 24x/240x-compatible code (if MP/MC mode is low) or, on the F2812, code can be executed from XINTF Zone 7 (if MP/MC mode is high).

The XINTF consists of five independent zones. One zone has its own chip select and the remaining four zones share two chip selects. Each zone can be programmed with its own timing (wait states) and to either sample or ignore external ready signal. This makes interfacing to external peripherals easy and glueless.

NOTE

The chip selects of XINTF Zone 0 and Zone 1 are merged together into a single chip select ($\overline{\text{XZCS0AND1}}$); and the chip selects of XINTF Zone 6 and Zone 7 are merged together into a single chip select ($\overline{\text{XZCS6AND7}}$). See Section 3.5, External Interface, XINTF (2812 only), for details.

Peripheral Frame 1, Peripheral Frame 2, and XINTF Zone 1 are grouped together so as to enable these blocks to be write/read peripheral block protected. The protected mode ensures that all accesses to these blocks happen as written. Because of the C28x pipeline, a write immediately followed by a read, to different memory locations, appears in reverse order on the memory bus of the CPU. This can cause problems in certain peripheral applications where the user expected the write to occur first (as written). The C28x CPU supports a block protection mode where a region of memory can be protected so as to make sure that operations occur as written (the penalty is extra cycles are added to align the operations). This mode is programmable and by default, it protects the selected zones.

On the F2812, at reset, XINTF Zone 7 is accessed if the $\overline{\text{XMP/MC}}$ pin is pulled high. This signal selects microprocessor or microcomputer mode of operation. In microprocessor mode, Zone 7 is mapped to high

memory such that the vector table is fetched externally. The Boot ROM is disabled in this mode. In microcomputer mode, Zone 7 is disabled such that the vectors are fetched from Boot ROM. This allows the user to either boot from on-chip memory or from off-chip memory. The state of the XMP/ $\overline{\text{MC}}$ signal on reset is stored in an MP/ $\overline{\text{MC}}$ mode bit in the XINTCNF2 register. The user can change this mode in software and hence control the mapping of Boot ROM and XINTF Zone 7. No other memory blocks are affected by XMP/ $\overline{\text{MC}}$.

I/O space is not supported on the F2812 XINTF.

The wait states for the various spaces in the memory map area are listed in [Table 3-2](#).

Table 3-2. Wait States

AREA	WAIT-STATES	COMMENTS
M0 and M1 SARAMEs	0-wait	Fixed
Peripheral Frame 0	0-wait	Fixed
Peripheral Frame 1	0-wait (writes) 2-wait (reads)	Fixed
Peripheral Frame 2	0-wait (writes) 2-wait (reads)	Fixed
L0 and L1 SARAMEs	0-wait	
OTP (or ROM)	Programmable, 1-wait minimum	Programmed via the Flash registers. 1-wait-state operation is possible at a reduced CPU frequency. See Section 3.2.6, Flash (F281x Only), for more information.
Flash (or ROM)	Programmable, 0-wait minimum	Programmed via the Flash registers. 0-wait-state operation is possible at reduced CPU frequency. The CSM password locations are hardwired for 16 wait-states. See Section 3.2.6, Flash (F281x Only), for more information.
H0 SARAME	0-wait	Fixed
Boot-ROM	1-wait	Fixed
XINTF	Programmable, 1-wait minimum	Programmed via the XINTF registers. Cycles can be extended by external memory or peripheral. 0-wait operation is not possible.

3.2 Brief Descriptions

3.2.1 C28x CPU

The C28x™ DSP generation is the newest member of the TMS320C2000™ DSP platform. The C28x is source code compatible to the 24x/240x DSP devices, hence existing 240x users can leverage their significant software investment. Additionally, the C28x is a very efficient C/C++ engine, hence enabling users to develop not only their system control software in a high-level language, but also enables math algorithms to be developed using C/C++. The C28x is as efficient in DSP math tasks as it is in system control tasks that typically are handled by microcontroller devices. This efficiency removes the need for a second processor in many systems. The 32 × 32-bit MAC capabilities of the C28x and its 64-bit processing capabilities, enable the C28x to efficiently handle higher numerical resolution problems that would otherwise demand a more expensive floating-point processor solution. Add to this the fast interrupt response with automatic context save of critical registers, resulting in a device that is capable of servicing many asynchronous events with minimal latency. The C28x has an 8-level-deep protected pipeline with pipelined memory accesses. This pipelining enables the C28x to execute at high speeds without resorting to expensive high-speed memories. Special branch-look-ahead hardware minimizes the latency for conditional discontinuities. Special store conditional operations further improve performance.

3.2.2 Memory Bus (Harvard Bus Architecture)

As with many DSP type devices, multiple busses are used to move data between the memories and peripherals and the CPU. The C28x memory bus architecture contains a program read bus, data read bus and data write bus. The program read bus consists of 22 address lines and 32 data lines. The data read and write busses consist of 32 address lines and 32 data lines each. The 32-bit-wide data busses enable single cycle 32-bit operations. The multiple bus architecture, commonly termed Harvard Bus, enables the C28x to fetch an instruction, read a data value and write a data value in a single cycle. All peripherals and memories attached to the memory bus prioritizes memory accesses. Generally, the priority of Memory Bus accesses can be summarized as follows:

Highest:	Data Writes ⁽¹⁾
	Program Writes
	Data Reads
	Program Reads ⁽²⁾
Lowest:	Fetches

3.2.3 Peripheral Bus

To enable migration of peripherals between various Texas Instruments (TI) DSP families, the F2812 adopts a peripheral bus standard for peripheral interconnect. The peripheral bus bridge multiplexes the various busses that make up the processor Memory Bus into a single bus consisting of 16 address lines and 16 or 32 data lines and associated control signals. Two versions of the peripheral bus are supported on the F2812. One version only supports 16-bit accesses (called peripheral frame 2) and this retains compatibility with C240x-compatible peripherals. The other version supports both 16- and 32-bit accesses (called peripheral frame 1).

3.2.4 Real-Time JTAG and Analysis

The F2812 implement the standard IEEE 1149.1 JTAG interface. Additionally, the F2812 supports real-time mode of operation whereby the contents of memory, peripheral and register locations can be modified while the processor is running and executing code and servicing interrupts. The user can also

(1) Simultaneous Data and Program writes cannot occur on the Memory Bus.

(2) Simultaneous Program Reads and Fetches cannot occur on the Memory Bus.

single step through non-time critical code while enabling time-critical interrupts to be serviced without interference. The F2812 implements the real-time mode in hardware within the CPU. This is a unique feature to the F2812, no software monitor is required. Additionally, special analysis hardware is provided which allows the user to set hardware breakpoint or data/address watch-points and generate various user selectable break events when a match occurs.

3.2.5 External Interface (XINTF)

This asynchronous interface consists of 19 address lines, 16 data lines, and three chip-select lines. The chip-select lines are mapped to five external zones, Zones 0, 1, 2, 6, and 7. Zones 0 and 1 share a single chip-select; Zones 6 and 7 also share a single chip-select. Each of the five zones can be programmed with a different number of wait states, strobe signal setup and hold timing and each zone can be programmed for extending wait states externally or not. The programmable wait-state, chip-select, and programmable strobe timing enables glueless interface to external memories and peripherals.

3.2.6 Flash

The F2812 contains 128K × 16 of embedded flash memory, segregated into four 8K × 16 sectors, and six 16K × 16 sectors. The F2810 has 64K × 16 of embedded flash, segregated into two 8K × 16 sectors, and three 16K × 16 sectors. The device also contains a single 1K × 16 of OTP memory at address range 0x3D7800 - 0x3D7BFF. The user can individually erase, program, and validate a flash sector while leaving other sectors untouched. However, it is not possible to use one sector of the flash or the OTP to execute flash algorithms that erase/program other sectors. Special memory pipelining is provided to enable the flash module to achieve higher performance. The flash/OTP is mapped to both program and data space; therefore, it can be used to execute code or store data information.

NOTE

The F2812 Flash and OTP wait states can be configured by the application. This allows applications running at slower frequencies to configure the flash to use fewer wait states.

Flash effective performance can be improved by enabling the flash pipeline mode in the Flash options register. With this mode enabled, effective performance of linear code execution is much faster than the raw performance indicated by the wait state configuration alone. The exact performance gain when using the Flash pipeline mode is application-dependent. The pipeline mode is not available for the OTP block.

For more information on the Flash options, Flash wait-state, and OTP wait-state registers, see the *TMS320x281x System Control and Interrupts Reference Guide* ([SPRU078](#)).

3.2.7 L0, L1, H0 SARAMs

The F2812 contains an additional 16K × 16 of single-access RAM, divided into three blocks (4K + 4K + 8K). Each block can be independently accessed hence minimizing pipeline stalls. Each block is mapped to both program and data space.

3.2.8 Boot ROM

The Boot ROM is factory-programmed with boot-loading software. The Boot ROM program executes after device reset and checks several GPIO pins to determine which boot mode to enter. For example, the user can select to execute code already present in the internal Flash or download new software to internal RAM through one of several serial ports. Other boot modes exist as well. The Boot ROM also contains standard tables, such as SIN/COS waveforms, for use in math-related algorithms. [Table 3-3](#) shows the details of how various boot modes may be invoked. See the *TMS320x281x DSP Boot ROM Reference Guide* ([SPRS095](#)), for more information.

Table 3-3. Boot Mode Selection

BOOT MODE SELECTED ⁽¹⁾	GPIOF4 (SCITXDA)	GPIOF12 (MDXA)	GPIOF3 (SPISTEA)	GPIOF2 (SPICLK) ⁽²⁾
GPIO PU status ⁽³⁾	PU	No PU	No PU	No PU
Jump to Flash/ROM address 0x3F 7FF6 A branch instruction must have been programmed here prior to reset to redirect code execution as desired.	1	x	x	x
Call SPI_Boot to load from an external serial SPI EEPROM	0	1	x	x
Call SCI_Boot to load from SCI-A	0	0	1	1
Jump to H0 SARAM address 0x3F 8000	0	0	1	0
Jump to OTP address 0x3D 7800	0	0	0	1
Call Parallel_Boot to load from GPIO Port B	0	0	0	0

(1) If the boot mode selected is Flash, H0, or OTP, then no external code is loaded by the bootloader.

(2) Extra care must be taken due to any effect toggling SPICLK to select a boot mode may have on external logic.

(3) PU = pin has an internal pullup. No PU = pin does not have an internal pullup

3.2.9 Security

The F2812 supports high levels of security to protect the user firmware from being reversed engineered. The security features a 128-bit password (hardcoded for 16 wait states), which the user programs into the flash. One code security module (CSM) is used to protect the flash/ROM/OTP and the L0/L1 SARAM blocks. The security feature prevents unauthorized users from examining the memory contents via the JTAG port, executing code from external memory or trying to boot-load some undesirable software that would export the secure memory contents. To enable access to the secure blocks, the user must write the correct 128-bit KEY value, which matches the value stored in the password locations within the Flash/ROM.

NOTE

For code security operation, all addresses between 0x3F7F80 and 0x3F7FF5 cannot be used as program code or data, but must be programmed to 0x0000 when the Code Security Passwords are programmed. If security is not a concern, then these addresses may be used for code or data.

The 128-bit password (at 0x3F 7FF8 – 0x3F 7FFF) must not be programmed to zeros. Doing so would permanently lock the device.

Code Security Module Disclaimer

The Code Security Module (CSM) included on this device was designed to password protect the data stored in the associated memory (either ROM or Flash) and is warranted by Texas Instruments (TI), in accordance with its standard terms and conditions, to conform to TI's published specifications for the warranty period applicable for this device.

TI DOES NOT, HOWEVER, WARRANT OR REPRESENT THAT THE CSM CANNOT BE COMPROMISED OR BREACHED OR THAT THE DATA STORED IN THE ASSOCIATED MEMORY CANNOT BE ACCESSED THROUGH OTHER MEANS. MOREOVER, EXCEPT AS SET FORTH ABOVE, TI MAKES NO WARRANTIES OR REPRESENTATIONS CONCERNING THE CSM OR OPERATION OF THIS DEVICE, INCLUDING ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

IN NO EVENT SHALL TI BE LIABLE FOR ANY CONSEQUENTIAL, SPECIAL, INDIRECT, INCIDENTAL, OR PUNITIVE DAMAGES, HOWEVER CAUSED, ARISING IN ANY WAY OUT OF YOUR USE OF THE CSM OR THIS DEVICE, WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCLUDED DAMAGES INCLUDE, BUT ARE NOT LIMITED TO LOSS OF DATA, LOSS OF GOODWILL, LOSS OF USE OR INTERRUPTION OF BUSINESS OR OTHER ECONOMIC LOSS.

3.2.10 Peripheral Interrupt Expansion (PIE) Block

The PIE block serves to multiplex numerous interrupt sources into a smaller set of interrupt inputs. The PIE block can support up to 96 peripheral interrupts. On the F2812, 45 of the possible 96 interrupts are used by peripherals. The 96 interrupts are grouped into blocks of 8 and each group is fed into 1 of 12 CPU interrupt lines (INT1 to INT12). Each of the 96 interrupts is, supported by its own vector stored in a dedicated RAM block that can be overwritten by the user. The vector is, automatically fetched by the CPU on servicing the interrupt. It takes 8 CPU clock cycles to fetch the vector and save critical CPU registers. Hence the CPU can quickly respond to interrupt events. Prioritization of interrupts is controlled in hardware and software. Each individual interrupt can be enabled/disabled within the PIE block.

3.2.11 External Interrupts (XINT1, XINT2, XINT13, XNMI)

The F2812 supports three masked external interrupts (XINT1, 2, 13). XINT13 is combined with one non-masked external interrupt (XNMI). The combined signal name is XNMI_XINT13. Each of the interrupts can be selected for negative or positive edge triggering and can also be enabled/disabled (including the XNMI). The masked interrupts also contain a 16-bit free running up counter, which is reset to zero when a valid interrupt edge is detected. This counter can be used to accurately time stamp the interrupt.

3.2.12 Oscillator and PLL

The F2812 can be clocked by an external oscillator or by a crystal attached to the on-chip oscillator circuit. A PLL is provided supporting up to 10-input clock-scaling ratios. The PLL ratios can be changed on-the-fly in software, enabling the user to scale back on operating frequency if lower power operation is desired. Refer to the Electrical Specification section for timing details. The PLL block can be set in bypass mode.

3.2.13 Watchdog

The F2812 supports a watchdog timer. The user software must regularly reset the watchdog counter within a certain time frame; otherwise, the watchdog generates a reset to the processor. The watchdog can be disabled if necessary.

3.2.14 Peripheral Clocking

The clocks to each individual peripheral can be enabled/disabled so as to reduce power consumption when a peripheral is not in use. Additionally, the system clock to the serial ports (except eCAN) and the event managers, CAP and QEP blocks can be scaled relative to the CPU clock. This enables the timing of peripherals to be decoupled from increasing CPU clock speeds.

3.2.15 Low-Power Modes

The F2812 device is a full-static CMOS device. Three low-power modes are provided:

- IDLE:** Place CPU into low-power mode. Peripheral clocks may be turned off selectively and only those peripherals that need to function during IDLE are left operating. An enabled interrupt from an active peripheral wakes the processor from IDLE mode.
- STANDBY:** Turn off clock to CPU and peripherals. This mode leaves the oscillator and PLL functional. An external interrupt event wakes the processor and the peripherals. Execution begins on the next valid cycle after detection of the interrupt event.

HALT: Turn off oscillator. This mode basically shuts down the device and places it in the lowest possible power consumption mode. Only a reset or XNMI wakes the device from this mode.

3.2.16 Peripheral Frames 0, 1, 2 (PFn)

The F2812 segregates peripherals into three sections. The mapping of peripherals is as follows:

PF0:	XINTF:	External Interface Configuration Registers (2812 only)
	PIE:	PIE Interrupt Enable and Control Registers Plus PIE Vector Table
	Flash:	Flash Control, Programming, Erase, Verify Registers
	Timers:	CPU-Timers 0, 1, 2 Registers
	CSM:	Code Security Module KEY Registers
PF1:	eCAN:	eCAN Mailbox and Control Registers
PF2:	SYS:	System Control Registers
	GPIO:	GPIO Mux Configuration and Control Registers
	EV:	Event Manager (EVA/EVB) Control Registers
	McBSP:	McBSP Control and TX/RX Registers
	SCI:	Serial Communications Interface (SCI) Control and RX/TX Registers
	SPI:	Serial Peripheral Interface (SPI) Control and RX/TX Registers
	ADC:	12-Bit ADC Registers

3.2.17 General-Purpose Input/Output (GPIO) Multiplexer

Most of the peripheral signals are multiplexed with general-purpose I/O (GPIO) signals. This enables the user to use a pin as GPIO if the peripheral signal or function is not used. On reset, all GPIO pins are configured as inputs. The user can then individually program each pin for GPIO mode or Peripheral Signal mode. For specific inputs, the user can also select the number of input qualification cycles. This is to filter unwanted noise glitches.

3.2.18 32-Bit CPU Timers (0, 1, 2)

CPU Timers 0, 1, and 2 are identical 32-bit timers with presetable periods and with 16-bit clock prescaling. The timers have a 32-bit count down register, which generates an interrupt when the counter reaches zero. The counter is decremented at the CPU clock speed divided by the prescale value setting. When the counter reaches zero, it is automatically reloaded with a 32-bit period value. CPU Timer 2 is reserved for Real-Time OS (RTOS)/BIOS applications. CPU Timer 1 is also reserved for TI system functions. CPU Timer 2 is connected to INT14 of the CPU. CPU Timer 1 can be connected to INT13 of the CPU. CPU Timer 0 is for general use and is connected to the PIE block.

3.2.19 Control Peripherals

The F2812 supports the following peripherals which are used for embedded control and communication:

- EV:** The event manager module includes general-purpose timers, full-compare/PWM units, capture inputs (CAP) and quadrature-encoder pulse (QEP) circuits. Two such event managers are provided which enable two three-phase motors to be driven or four two-phase motors. The event managers on the F2812 is compatible to the event managers on the 240x devices (with some minor enhancements).
- ADC:** The ADC block is a 12-bit converter, single ended, 16-channels. It contains two sample-and-hold units for simultaneous sampling.

3.2.20 Serial Port Peripherals

The F2812 supports the following serial communication peripherals:

- eCAN:** This is the enhanced version of the CAN peripheral. It supports 32 mailboxes, time stamping of messages, and is CAN 2.0B-compliant.
- McBSP:** This is the multichannel buffered serial port that is used to connect to E1/T1 lines, phone-quality codecs for modem applications or high-quality stereo-quality Audio DAC devices. The McBSP receive and transmit registers are supported by a 16-level FIFO. This significantly reduces the overhead for servicing this peripheral.
- SPI:** The SPI is a high-speed, synchronous serial I/O port that allows a serial bit stream of programmed length (one to sixteen bits) to be shifted into and out of the device at a programmable bit-transfer rate. Normally, the SPI is used for communications between the DSP controller and external peripherals or another processor. Typical applications include external I/O or peripheral expansion through devices such as shift registers, display drivers, and ADCs. Multi-device communications are supported by the master/slave operation of the SPI. On the F2812, the port supports a 16-level receive and transmit FIFO for reducing servicing overhead.
- SCI:** The serial communications interface is a two-wire asynchronous serial port, commonly known as UART. On the F2812, the port supports a 16-level receive and transmit FIFO for reducing servicing overhead.

3.3 Register Map

The F2812 device contains three peripheral register spaces. The spaces are categorized as follows:

- Peripheral Frame 0: These are peripherals that are mapped directly to the CPU memory bus. See [Table 3-4](#).
- Peripheral Frame 1: These are peripherals that are mapped to the 32-bit peripheral bus. See [Table 3-5](#).
- Peripheral Frame 2: These are peripherals that are mapped to the 16-bit peripheral bus. See [Table 3-6](#).

Table 3-4. Peripheral Frame 0 Registers⁽¹⁾

NAME	ADDRESS RANGE	SIZE (×16)	ACCESS TYPE ⁽²⁾
Device Emulation Registers	0x00 0880 0x00 09FF	384	EALLOW protected
reserved	0x00 0A00 0x00 0A7F	128	
FLASH Registers ⁽³⁾	0x00 0A80 0x00 0ADF	96	EALLOW protected CSM Protected
Code Security Module Registers	0x00 0AE0 0x00 0AEF	16	EALLOW protected
reserved	0x00 0AF0 0x00 0B1F	48	
XINTF Registers	0x00 0B20 0x00 0B3F	32	Not EALLOW protected
reserved	0x00 0B40 0x00 0BFF	192	
CPU-TIMER0/1/2 Registers	0x00 0C00 0x00 0C3F	64	Not EALLOW protected
reserved	0x00 0C40 0x00 0CDF	160	
PIE Registers	0x00 0CE0 0x00 0CFF	32	Not EALLOW protected
PIE Vector Table	0x00 0D00 0x00 0DFF	256	EALLOW protected
Reserved	0x00 0E00 0x00 0FFF	512	

(1) Registers in Frame 0 support 16-bit and 32-bit accesses.

(2) If registers are EALLOW protected, then writes cannot be performed until the user executes the EALLOW instruction. The EDIS instruction disables writes. This prevents stray code or pointers from corrupting register contents.

(3) The Flash Registers are also protected by the Code Security Module (CSM).

Table 3-5. Peripheral Frame 1 Registers⁽¹⁾

NAME	ADDRESS RANGE	SIZE (×16)	ACCESS TYPE
eCAN Registers	0x00 6000 0x00 60FF	256 (128 × 32)	Some eCAN control registers (and selected bits in other eCAN control registers) are EALLOW-protected.
eCAN Mailbox RAM	0x00 6100 0x00 61FF	256 (128 × 32)	Not EALLOW-protected
reserved	0x00 6200 0x00 6FFF	3584	

(1) The eCAN control registers only support 32-bit read/write operations. All 32-bit accesses are aligned to even address boundaries.

Table 3-6. Peripheral Frame 2 Registers⁽¹⁾

NAME	ADDRESS RANGE	SIZE (×16)	ACCESS TYPE
reserved	0x00 7000 0x00 700F	16	
System Control Registers	0x00 7010 0x00 702F	32	EALLOW Protected
reserved	0x00 7030 0x00 703F	16	
SPI-A Registers	0x00 7040 0x00 704F	16	Not EALLOW Protected
SCI-A Registers	0x00 7050 0x00 705F	16	Not EALLOW Protected
reserved	0x00 7060 0x00 706F	16	
External Interrupt Registers	0x00 7070 0x00 707F	16	Not EALLOW Protected
reserved	0x00 7080 0x00 70BF	64	
GPIO Mux Registers	0x00 70C0 0x00 70DF	32	EALLOW Protected
GPIO Data Registers	0x00 70E0 0x00 70FF	32	Not EALLOW Protected
ADC Registers	0x00 7100 0x00 711F	32	Not EALLOW Protected
reserved	0x00 7120 0x00 73FF	736	
EV-A Registers	0x00 7400 0x00 743F	64	Not EALLOW Protected
reserved	0x00 7440 0x00 74FF	192	
EV-B Registers	0x00 7500 0x00 753F	64	Not EALLOW Protected
reserved	0x00 7540 0x00 774F	528	
SCI-B Registers	0x00 7750 0x00 775F	16	Not EALLOW Protected
reserved	0x00 7760 0x00 77FF	160	
McBSP Registers	0x00 7800 0x00 783F	64	Not EALLOW Protected
reserved	0x00 7840 0x00 7FFF	1984	

(1) Peripheral Frame 2 only allows 16-bit accesses. All 32-bit accesses are ignored (invalid data may be returned or written).

3.4 Device Emulation Registers

These registers are used to control the protection mode of the C28x CPU and to monitor some critical device signals. The registers are defined in [Table 3-7](#).

Table 3-7. Device Emulation Registers


NAME	ADDRESS RANGE	SIZE (×16)	DESCRIPTION
DEVICECNF	0x00 0880 0x00 0881	2	Device Configuration Register
reserved	0x00 0882	1	Not supported on Revision C and later silicon
DEVICEID	0x00 0883	1	Device ID Register (0x0003 – Silicon – Rev. C and D) Device ID Register (0x0004 – Reserved) Device ID Register (0x0005 – Silicon – Rev. E)
PROTSTART	0x00 0884	1	Block Protection Start Address Register
PROTRANGE	0x00 0885	1	Block Protection Range Address Register
reserved	0x00 0886 0x00 09FF	378	

3.5 External Interface, XINTF

This section gives a top-level view of the external interface (XINTF) that is implemented on the F2812 device.

The external interface is a non-multiplexed asynchronous bus, similar to the C240x external interface. The external interface on the F2812 is mapped into five fixed zones shown in [Figure 3-3](#).

[Figure 3-3](#) shows the F2812 XINTF signals.



- The mapping of XINTF Zone 7 is dependent on the XMP/MC device input signal and the MP/MC mode bit (bit 8 of XINTCNF2 register). Zones 0, 1, 2, and 6 are always enabled.
- Each zone can be programmed with different wait states, setup and hold timing, and is supported by zone chip selects (XZCS0AND1, XZCS2, XZCS6AND7), which toggle when an access to a particular zone is performed. These features enable glueless connection to many external memories and peripherals.
- The chip selects for Zone 0 and 1 are ANDed internally together to form one chip select (XZCS0AND1). Any external memory that is connected to XZCS0AND1 is dually mapped to both Zones 0 and Zone 1.
- The chip selects for Zone 6 and 7 are ANDed internally together to form one chip select (XZCS6AND7). Any external memory that is connected to XZCS6AND7 is dually mapped to both Zones 6 and Zone 7. This means that if Zone 7 is disabled (via the MP/MC mode) then any external memory is still accessible via Zone 6 address space.

Figure 3-3. External Interface Block Diagram

The operation and timing of the external interface, can be controlled by the registers listed in [Table 3-8](#).

Table 3-8. XINTF Configuration and Control Register Mappings

NAME	ADDRESS	SIZE (×16)	DESCRIPTION
XTIMING0	0x00 0B20	2	XINTF Timing Register, Zone 0 can access as two 16-bit registers or one 32-bit register
XTIMING1	0x00 0B22	2	XINTF Timing Register, Zone 1 can access as two 16-bit registers or one 32-bit register
XTIMING2	0x00 0B24	2	XINTF Timing Register, Zone 2 can access as two 16-bit registers or one 32-bit register
XTIMING6	0x00 0B2C	2	XINTF Timing Register, Zone 6 can access as two 16-bit registers or one 32-bit register
XTIMING7	0x00 0B2E	2	XINTF Timing Register, Zone 7 can access as two 16-bit registers or one 32-bit register
XINTCNF2	0x00 0B34	2	XINTF Configuration Register can access as two 16-bit registers or one 32-bit register
XBANK	0x00 0B38	1	XINTF Bank Control Register
XREVISION	0x00 0B3A	1	XINTF Revision Register

3.5.1 Timing Registers

XINTF signal timing can be tuned to match specific external device requirements such as setup and hold times to strobe signals for contention avoidance and maximizing bus efficiency. The timing parameters can be configured individually for each zone. This allows the programmer to maximize the efficiency of the bus, based on the type of memory or peripheral that the user needs to access. All XINTF timing values are with respect to XTIMCLK, which is equal to or one-half of the SYSCLKOUT rate, as shown in Figure 6-27.

For detailed information on the XINTF timing and configuration register bit fields, see the *TMS320x281x DSP External Interface (XINTF) Reference Guide* ([SPRU067](#)).

3.5.2 XREVISION Register


The XREVISION register contains a unique number to identify the particular version of XINTF used in the product. For the F2812, this register is configured as described in [Table 3-9](#).

Table 3-9. XREVISION Register Bit Definitions

BIT(S)	NAME	TYPE	RESET	DESCRIPTION
15-0	REVISION	R	0x0004	Current XINTF Revision. For internal use/reference. Test purposes only. Subject to change.

3.6 Interrupts

Figure 3-4 shows how the various interrupt sources are multiplexed within the F2812 device.



† Out of a possible 96 interrupts, 45 are currently used by peripherals.

Figure 3-4. Interrupt Sources

Eight PIE block interrupts are grouped into one CPU interrupt. In total, 12 CPU interrupt groups, with 8 interrupts per group equals 96 possible interrupts. On the F2812, 45 of these are used by peripherals as shown in Table 3-10.




Figure 3-5. Multiplexing of Interrupts Using the PIE Block

Table 3-10. PIE Peripheral Interrupts⁽¹⁾

CPU INTERRUPTS	PIE INTERRUPTS							
	INTx.8	INTx.7	INTx.6	INTx.5	INTx.4	INTx.3	INTx.2	INTx.1
INT1	WAKEINT (LPM/WD)	TINT0 (TIMER 0)	ADCINT (ADC)	XINT2	XINT1	reserved	PDPINTB (EV-B)	PDPINTA (EV-A)
INT2	reserved	T1OFINT (EV-A)	T1UFINT (EV-A)	T1CINT (EV-A)	T1PINT (EV-A)	CMP3INT (EV-A)	CMP2INT (EV-A)	CMP1INT (EV-A)
INT3	reserved	CAPINT3 (EV-A)	CAPINT2 (EV-A)	CAPINT1 (EV-A)	T2OFINT (EV-A)	T2UFINT (EV-A)	T2CINT (EV-A)	T2PINT (EV-A)
INT4	reserved	T3OFINT (EV-B)	T3UFINT (EV-B)	T3CINT (EV-B)	T3PINT (EV-B)	CMP6INT (EV-B)	CMP5INT (EV-B)	CMP4INT (EV-B)
INT5	reserved	CAPINT6 (EV-B)	CAPINT5 (EV-B)	CAPINT4 (EV-B)	T4OFINT (EV-B)	T4UFINT (EV-B)	T4CINT (EV-B)	T4PINT (EV-B)
INT6	reserved	reserved	MXINT (McBSP)	MRINT (McBSP)	reserved	reserved	SPITXINTA (SPI)	SPIRXINTA (SPI)
INT7	reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
INT8	reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
INT9	reserved	reserved	ECAN1INT (CAN)	ECAN0INT (CAN)	SCITXINTB (SCI-B)	SCIRXINTB (SCI-B)	SCITXINTA (SCI-A)	SCIRXINTA (SCI-A)
INT10	reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
INT11	reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
INT12	reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved

(1) Out of the 96 possible interrupts, 45 interrupts are currently used. the remaining interrupts are reserved for future devices. However, these interrupts can be used as software interrupts if they are enabled at the PIEIFRx level.

Table 3-11. PIE Configuration and Control Registers⁽¹⁾

NAME	ADDRESS	SIZE (×16)	DESCRIPTION
PIECTRL	0x0000-0CE0	1	PIE, Control Register
PIEACK	0x0000-0CE1	1	PIE, Acknowledge Register
PIEIER1	0x0000-0CE2	1	PIE, INT1 Group Enable Register
PIEIFR1	0x0000-0CE3	1	PIE, INT1 Group Flag Register
PIEIER2	0x0000-0CE4	1	PIE, INT2 Group Enable Register
PIEIFR2	0x0000-0CE5	1	PIE, INT2 Group Flag Register
PIEIER3	0x0000-0CE6	1	PIE, INT3 Group Enable Register
PIEIFR3	0x0000-0CE7	1	PIE, INT3 Group Flag Register
PIEIER4	0x0000-0CE8	1	PIE, INT4 Group Enable Register
PIEIFR4	0x0000-0CE9	1	PIE, INT4 Group Flag Register
PIEIER5	0x0000-0CEA	1	PIE, INT5 Group Enable Register
PIEIFR5	0x0000-0CEB	1	PIE, INT5 Group Flag Register
PIEIER6	0x0000-0CEC	1	PIE, INT6 Group Enable Register
PIEIFR6	0x0000-0CED	1	PIE, INT6 Group Flag Register
PIEIER7	0x0000-0CEE	1	PIE, INT7 Group Enable Register
PIEIFR7	0x0000-0CEF	1	PIE, INT7 Group Flag Register
PIEIER8	0x0000-0CF0	1	PIE, INT8 Group Enable Register
PIEIFR8	0x0000-0CF1	1	PIE, INT8 Group Flag Register
PIEIER9	0x0000-0CF2	1	PIE, INT9 Group Enable Register
PIEIFR9	0x0000-0CF3	1	PIE, INT9 Group Flag Register
PIEIER10	0x0000-0CF4	1	PIE, INT10 Group Enable Register
PIEIFR10	0x0000-0CF5	1	PIE, INT10 Group Flag Register
PIEIER11	0x0000-0CF6	1	PIE, INT11 Group Enable Register
PIEIFR11	0x0000-0CF7	1	PIE, INT11 Group Flag Register
PIEIER12	0x0000-0CF8	1	PIE, INT12 Group Enable Register
PIEIFR12	0x0000-0CF9	1	PIE, INT12 Group Flag Register
Reserved	0x0000-0CFA 0x0000-0CFF	6	Reserved

(1) The PIE configuration and control registers are not protected by EALLOW mode. The PIE vector table is protected.

3.6.1 External Interrupts


Table 3-12. External Interrupts Registers

NAME	ADDRESS	SIZE (×16)	DESCRIPTION
XINT1CR	0x00 7070	1	XINT1 control register
XINT2CR	0x00 7071	1	XINT2 control register
reserved	0x00 7072 0x00 7076	5	
XNMICR	0x00 7077	1	XNMI control register
XINT1CTR	0x00 7078	1	XINT1 counter register
XINT2CTR	0x00 7079	1	XINT2 counter register
reserved	0x00 707A 0x00 707E	5	
XNMICTR	0x00 707F	1	XNMI counter register

Each external interrupt can be enabled/disabled or qualified using positive or negative going edge. For more information, see the *TMS320x281x System Control and Interrupts Reference Guide* ([SPRU078](#)).

3.7 System Control

This section describes the F2812 oscillator, PLL and clocking mechanisms, the watchdog function and the low power modes. [Figure 3-6](#) shows the various clock and reset domains in the F2812 device that are discussed.



A. CLKIN is the clock input to the CPU. SYSCLKOUT is the output clock of the CPU. They are of the same frequency.

Figure 3-6. Clock and Reset Domains

The PLL, clocking, watchdog, and low-power modes are controlled by the registers listed in [Table 3-13](#).

Table 3-13. PLL, Clocking, Watchdog, and Low-Power Mode Registers⁽¹⁾

NAME	ADDRESS	SIZE (×16)	DESCRIPTION
reserved	0x00 7010 0x00 7017	8	
reserved	0x00 7018	1	
reserved	0x00 7019	1	
HISPCP	0x00 701A	1	High-Speed Peripheral Clock Prescaler Register for HSPCLK clock
LOSPCP	0x00 701B	1	Low-Speed Peripheral Clock Prescaler Register for LSPCLK clock
PCLKCR	0x00 701C	1	Peripheral Clock Control Register
reserved	0x00 701D	1	
LPMCR0	0x00 701E	1	Low Power Mode Control Register 0
LPMCR1	0x00 701F	1	Low Power Mode Control Register 1
reserved	0x00 7020	1	
PLLCR	0x00 7021	1	PLL Control Register ⁽²⁾
SCSR	0x00 7022	1	System Control & Status Register
WDCNTR	0x00 7023	1	Watchdog Counter Register
reserved	0x00 7024	1	
WDKEY	0x00 7025	1	Watchdog Reset Key Register
reserved	0x00 7026 0x00 7028	3	
WDCR	0x00 7029	1	Watchdog Control Register
reserved	0x00 702A 0x00 702F	6	

(1) All of the above registers can only be accessed by executing the `EALLOW` instruction.

(2) The PLL control register (PLLCR) is reset to a known state by the `XRS` signal only. Emulation reset (through Code Composer Studio) does not reset PLLCR.

3.8 OSC and PLL Block

Figure 3-7 shows the OSC and PLL block on the F2812.




Figure 3-7. OSC and PLL Block

The on-chip oscillator circuit enables a crystal to be attached to the F2812 device using the X1/XCLKIN and X2 pins. If a crystal is not used, then an external oscillator can be directly connected to the X1/XCLKIN pin and the X2 pin is left unconnected. The logic-high level in this case should not exceed V_{DD} . The PLLCR bits [3:0] set the clocking ratio.

Table 3-14. PLLCR Register Bit Definitions

BITS	NAME	TYPE	XRS RESET ⁽¹⁾	DESCRIPTION		
15:04	reserved	R = 0	0:00			
3:00	DIV	R/W	0,0,0,0	SYSCLKOUT = (XCLKIN x n)/2, where n is the PLL multiplication factor.		
				Bit Value	n	SYSCLKOUT
				0000	PLL Bypassed	XCLKIN/2
				0001	1	XCLKIN/2
				0010	2	XCLKIN
				0011	3	XCLKIN × 1.5
				0100	4	XCLKIN × 2
				0101	5	XCLKIN × 2.5
				0110	6	XCLKIN × 3
				0111	7	XCLKIN × 3.5
				1000	8	XCLKIN × 4
				1001	9	XCLKIN × 4.5
				1010	10	XCLKIN × 5
				1011	11	Reserved
				1100	12	Reserved
				1101	13	Reserved
				1110	14	Reserved
1111	15	Reserved				

(1) The PLLCR register is reset to a known state by the XRS reset line. If a reset is issued by the debugger, the PLL clocking ratio is not changed.

3.8.1 Loss of Input Clock

In PLL enabled mode, if the input clock XCLKIN or the oscillator clock is removed or absent, the PLL still issues a limp-mode clock. The limp-mode clock continues to clock the CPU and peripherals at a typical frequency of 1 MHz to 4 MHz. The PLLCR register should have been written to with a non-zero value for this feature to work.


Normally, when the input clocks are present, the watchdog counter decrements to initiate a watchdog reset or WDINT interrupt. However, when the external input clock fails, the watchdog counter stops decrementing (i.e., the watchdog counter does not change with the limp-mode clock). This condition could be used by the application firmware to detect the input clock failure and initiate necessary shut-down procedure for the system.

3.9 PLL-Based Clock Module

The F2812 has an on-chip, PLL-based clock module. This module provides all the necessary clocking signals for the device, as well as control for low-power mode entry. The PLL has a 4-bit ratio control to select different CPU clock rates. The watchdog module should be disabled before writing to the PLLCR register. It can be re-enabled (if need be) after the PLL module has stabilized, which takes 131 072 XCLKIN cycles.

The PLL-based clock module provides two modes of operation:

- **Crystal operation**
This mode allows the use of an external crystal/resonator to provide the time base to the device.
- **External clock source operation**
This mode allows the internal oscillator to be bypassed. The device clocks are generated from an external clock source input on the X1/XCLKIN pin.



- A. TI recommends that customers have the resonator/crystal vendor characterize the operation of their device with the DSP chip. The resonator/crystal vendor has the equipment and expertise to tune the tank circuit. The vendor can also advise the customer regarding the proper tank component values that ensures start-up and stability over the entire operating range.

Figure 3-8. Recommended Crystal/Clock Connection

Table 3-15. Possible PLL Configuration Modes

PLL MODE	REMARKS	SYSCCLKOUT
PLL Disabled	Invoked by tying XPLLDIS pin low upon reset. PLL block is completely disabled. Clock input to the CPU (CLKIN) is directly derived from the clock signal present at the X1/XCLKIN pin.	XCLKIN
PLL Bypassed	Default PLL configuration upon power-up, if PLL is not disabled. The PLL itself is bypassed. However, the /2 module in the PLL block divides the clock input at the X1/XCLKIN pin by two before feeding it to the CPU.	XCLKIN/2
PLL Enabled	Achieved by writing a non-zero value n into PLLCR register. The /2 module in the PLL block now divides the output of the PLL by two before feeding it to the CPU.	$(XCLKIN \times n) / 2$

3.10 External Reference Oscillator Clock Option


The typical specifications for the external quartz crystal for a frequency of 30 MHz are listed below:

- Fundamental mode, parallel resonant
- C_L (load capacitance) = 12 pF

- $C_{L1} = C_{L2} = 24 \text{ pF}$
- $C_{\text{shunt}} = 6 \text{ pF}$
- ESR range = 25 to 40 Ω

3.11 Watchdog Block

The watchdog block on the F2812 is identical to the one used on the 240x devices. The watchdog module generates an output pulse, 512 oscillator clocks wide (OSCCLK), whenever the 8-bit watchdog up counter has reached its maximum value. To prevent this, the user disables the counter or the software must periodically write a 0x55 + 0xAA sequence into the watchdog key register which resets the watchdog counter. Figure 3-9 shows the various functional blocks within the watchdog module.



A. The $\overline{\text{WDRST}}$ signal is driven low for 512 OSCCLK cycles.

Figure 3-9. Watchdog Module

The $\overline{\text{WDINT}}$ signal enables the watchdog to be used as a wakeup from IDLE/STANDBY mode timer.

In STANDBY mode, all peripherals are turned off on the device. The only peripheral that remains functional is the watchdog. The WATCHDOG module runs off the PLL clock or the oscillator clock. The $\overline{\text{WDINT}}$ signal is fed to the LPM block so that it can wake the device from STANDBY (if enabled). See Section 3.12, Low-Power Modes Block, for more details.

In IDLE mode, the $\overline{\text{WDINT}}$ signal can generate an interrupt to the CPU, via the PIE, to take the CPU out of IDLE mode.

In HALT mode, this feature cannot be used because the oscillator (and PLL) are turned off and hence so is the WATCHDOG.

3.12 Low-Power Modes Block

The low-power modes on the F2812 are similar to the 240x devices. [Table 3-16](#) summarizes the various modes.

Table 3-16. F2812 Low-Power Modes

MODE	LPM(1:0)	OSCCLK	CLKIN	SYSCLKOUT	EXIT ⁽¹⁾
Normal	X,X	on	on	on	–
IDLE	0,0	on	on	on ⁽²⁾	<u>XRS</u> , <u>WDINT</u> , Any Enabled Interrupt, XNMI Debugger ⁽³⁾
STANDBY	0,1	on (watchdog still running)	off	off	<u>XRS</u> , <u>WDINT</u> , <u>XINT1</u> , <u>XNMI</u> , <u>T1/2/3/4CTRIP</u> , <u>C1/2/3/4/5/6TRIP</u> , SCIRXDA, SCIRXDB, CANRX, Debugger ⁽³⁾
HALT	1,X	off (oscillator and PLL turned off, watchdog not functional)	off	off	<u>XRS</u> , XNMI, Debugger ⁽⁴⁾

- (1) The Exit column lists which signals or under what conditions the low power mode is exited. A low signal, on any of the signals, exits the low power condition. This signal must be kept low long enough for an interrupt to be recognized by the device. Otherwise, the IDLE mode is not exited and the device goes back into the indicated low power mode.
- (2) The IDLE mode on the C28x behaves differently than on the 24x/240x. On the C28x, the clock output from the core (SYSCLKOUT) is still functional while on the 24x/240x the clock is turned off.
- (3) On the C28x, the JTAG port can still function even if the core clock (CLKIN) is turned off.
- (4) On the C28x, the JTAG port can still function even if the core clock (CLKIN) is turned off.

The various low-power modes operate as follows:

- IDLE Mode:** This mode is exited by any enabled interrupt or an XNMI that is recognized by the processor. The LPM block performs no tasks during this mode as long as the LPMCR0(LPM) bits are set to 0,0.
- STANDBY Mode:** All other signals (including XNMI) wake the device from STANDBY mode if selected by the LPMCR1 register. The user needs to select which signal(s) wakes the device. The selected signal(s) are also qualified by the OSCCLK before waking the device. The number of OSCCLKs is specified in the LPMCR0 register.
- HALT Mode:** Only the XRS and XNMI external signals can wake the device from HALT mode. The XNMI input to the core has an enable/disable bit. Hence, it is safe to use the XNMI signal for this function.

NOTE

The low-power modes do not affect the state of the output pins (PWM pins included). They are in whatever state the code left them in when the IDLE instruction was executed.

4 Peripherals

The integrated peripherals of the F2812 are described in the following subsections:

- Three 32-bit CPU-Timers
- Two event-manager modules (EVA, EVB)
- Enhanced analog-to-digital converter (ADC) module
- Enhanced controller area network (eCAN) module
- Multichannel buffered serial port (McBSP) module
- Serial communications interface modules (SCI-A, SCI-B)
- Serial peripheral interface (SPI) module
- Digital I/O and shared pin functions

4.1 32-Bit CPU-Timers 0/1/2

There are three 32-bit CPU-timers on the F2812 devices (CPU-TIMER0/1/2).

CPU-Timers 1 and 2 are reserved for the real-time OS (such as DSP/BIOS). CPU-Timer 0 can be used in user applications. These timers are different from the general-purpose (GP) timers that are present in the Event Manager modules (EVA, EVB).

NOTE

If the application is not using DSP/BIOS, then CPU-Timers 1 and 2 can be used in the application.





Figure 4-1. CPU-Timers

In the F2812 device, the timer interrupt signals (TINT0, TINT1, TINT2) are connected as shown in Figure 4-2.



- A. The timer registers are connected to the Memory Bus of the C28x processor.
- B. The timing of the timers is synchronized to SYSCLKOUT of the processor clock.

Figure 4-2. CPU-Timer Interrupts Signals and Output Signal (See Notes A. and B.)

The general operation of the timer is as follows: The 32-bit counter register TIMH:TIM is loaded with the value in the period register PRDH:PRD. The counter register, decrements at the SYSCLKOUT rate of the C28x. When the counter reaches 0, a timer interrupt output signal generates an interrupt pulse. The registers listed in Table 4-1 are used to configure the timers. For more information, see the *TMS320x281x System Control and Interrupts Reference Guide* (SPRU078).

Table 4-1. CPU-Timers 0, 1, 2 Configuration and Control Registers

NAME	ADDRESS	SIZE (×16)	DESCRIPTION
TIMER0TIM	0x00 0C00	1	CPU-Timer 0, Counter Register
TIMER0TIMH	0x00 0C01	1	CPU-Timer 0, Counter Register High
TIMER0PRD	0x00 0C02	1	CPU-Timer 0, Period Register
TIMER0PRDH	0x00 0C03	1	CPU-Timer 0, Period Register High
TIMER0TCR	0x00 0C04	1	CPU-Timer 0, Control Register
reserved	0x00 0C05	1	
TIMER0TPR	0x00 0C06	1	CPU-Timer 0, Prescale Register
TIMER0TPRH	0x00 0C07	1	CPU-Timer 0, Prescale Register High
TIMER1TIM	0x00 0C08	1	CPU-Timer 1, Counter Register
TIMER1TIMH	0x00 0C09	1	CPU-Timer 1, Counter Register High
TIMER1PRD	0x00 0C0A	1	CPU-Timer 1, Period Register
TIMER1PRDH	0x00 0C0B	1	CPU-Timer 1, Period Register High
TIMER1TCR	0x00 0C0C	1	CPU-Timer 1, Control Register
reserved	0x00 0C0D	1	
TIMER1TPR	0x00 0C0E	1	CPU-Timer 1, Prescale Register
TIMER1TPRH	0x00 0C0F	1	CPU-Timer 1, Prescale Register High
TIMER2TIM	0x00 0C10	1	CPU-Timer 2, Counter Register
TIMER2TIMH	0x00 0C11	1	CPU-Timer 2, Counter Register High
TIMER2PRD	0x00 0C12	1	CPU-Timer 2, Period Register
TIMER2PRDH	0x00 0C13	1	CPU-Timer 2, Period Register High
TIMER2TCR	0x00 0C14	1	CPU-Timer 2, Control Register
reserved	0x00 0C15	1	
TIMER2TPR	0x00 0C16	1	CPU-Timer 2, Prescale Register
TIMER2TPRH	0x00 0C17	1	CPU-Timer 2, Prescale Register High
reserved	0x00 0C18 0x00 0C3F	40	

4.2 Event Manager Modules (EVA, EVB)

The event-manager modules include general-purpose (GP) timers, full-compare/PWM units, capture units, and quadrature-encoder pulse (QEP) circuits. EVA and EVB timers, compare units, and capture units function identically. However, timer/unit names differ for EVA and EVB. [Table 4-2](#) shows the module and signal names used. [Table 4-2](#) shows the features and functionality available for the event-manager modules and highlights EVA nomenclature.

Event managers A and B have identical peripheral register sets with EVA starting at 7400h and EVB starting at 7500h. The paragraphs in this section describe the function of GP timers, compare units, capture units, and QEPs using EVA nomenclature. These paragraphs are applicable to EVB with regard to function—however, module/signal names would differ. [Table 4-3](#) lists the EVA registers. For more information, see the *TMS320x281x DSP Event Manager (EV) Reference Guide* ([SPRU065](#)).

Table 4-2. Module and Signal Names for EVA and EVB

EVENT MANAGER MODULES	EVA		EVB	
	MODULE	SIGNAL	MODULE	SIGNAL
GP Timers	GP Timer 1 GP Timer 2	T1PWM/T1CMP T2PWM/T2CMP	GP Timer 3 GP Timer 4	T3PWM/T3CMP T4PWM/T4CMP
Compare Units	Compare 1 Compare 2 Compare 3	PWM1/2 PWM3/4 PWM5/6	Compare 4 Compare 5 Compare 6	PWM7/8 PWM9/10 PWM11/12
Capture Units	Capture 1 Capture 2 Capture 3	CAP1 CAP2 CAP3	Capture 4 Capture 5 Capture 6	CAP4 CAP5 CAP6
QEP Channels	QEP1 QEP2 QEPI1	QEP1 QEP2	QEP3 QEP4 QEPI2	QEP3 QEP4
External Clock Inputs	Direction External Clock	TDIRA TCLKINA	Direction External Clock	TDIRB TCLKINB
External Trip Inputs	Compare	$\overline{C1TRIP}$ $\overline{C2TRIP}$ $\overline{C3TRIP}$	Compare	$\overline{C4TRIP}$ $\overline{C5TRIP}$ $\overline{C6TRIP}$
External Trip Inputs		$\overline{T1CTRIP_PDPINTA}$ (1) $\overline{T2CTRIP/EVASOC}$		$\overline{T3CTRIP_PDPINTB}$ (1) $\overline{T4CTRIP/EVB SOC}$


(1) In the 24x/240x-compatible mode, the $\overline{T1CTRIP_PDPINTA}$ pin functions as $\overline{PDPINTA}$ and the $\overline{T3CTRIP_PDPINTB}$ pin functions as $\overline{PDPINTB}$.

Table 4-3. EVA Registers⁽¹⁾

NAME	ADDRESS	SIZE (×16)	DESCRIPTION
GPTCONA	0x00 7400	1	GP Timer Control Register A
T1CNT	0x00 7401	1	GP Timer 1 Counter Register
T1CMPR	0x00 7402	1	GP Timer 1 Compare Register
T1PR	0x00 7403	1	GP Timer 1 Period Register
T1CON	0x00 7404	1	GP Timer 1 Control Register
T2CNT	0x00 7405	1	GP Timer 2 Counter Register
T2CMPR	0x00 7406	1	GP Timer 2 Compare Register
T2PR	0x00 7407	1	GP Timer 2 Period Register
T2CON	0x00 7408	1	GP Timer 2 Control Register
EXTCONA ⁽²⁾	0x00 7409	1	GP Extension Control Register A
COMCONA	0x00 7411	1	Compare Control Register A
ACTRA	0x00 7413	1	Compare Action Control Register A
DBTCONA	0x00 7415	1	Dead-Band Timer Control Register A
CMPR1	0x00 7417	1	Compare Register 1
CMPR2	0x00 7418	1	Compare Register 2
CMPR3	0x00 7419	1	Compare Register 3
CAPCONA	0x00 7420	1	Capture Control Register A
CAPFIFOA	0x00 7422	1	Capture FIFO Status Register A
CAP1FIFO	0x00 7423	1	Two-Level Deep Capture FIFO Stack 1
CAP2FIFO	0x00 7424	1	Two-Level Deep Capture FIFO Stack 2
CAP3FIFO	0x00 7425	1	Two-Level Deep Capture FIFO Stack 3
CAP1FBOT	0x00 7427	1	Bottom Register Of Capture FIFO Stack 1
CAP2FBOT	0x00 7428	1	Bottom Register Of Capture FIFO Stack 2
CAP3FBOT	0x00 7429	1	Bottom Register Of Capture FIFO Stack 3
EVAIMRA	0x00 742C	1	Interrupt Mask Register A
EVAIMRB	0x00 742D	1	Interrupt Mask Register B
EVAIMRC	0x00 742E	1	Interrupt Mask Register C
EVAIFRA	0x00 742F	1	Interrupt Flag Register A
EVAIFRB	0x00 7430	1	Interrupt Flag Register B
EVAIFRC	0x00 7431	1	Interrupt Flag Register C

(1) The EV-B register set is identical except the address range is from 0x00–7500 to 0x00–753F. The above registers are mapped to Zone 2. This space allows only 16-bit accesses. 32-bit accesses produce undefined results.

(2) New register compared to 24x/240x



A. The EVB module is similar to the EVA module.

Figure 4-3. Event Manager A Functional Block Diagram (See Note A.)

4.2.1 General-Purpose (GP) Timers

There are two GP timers. The GP timer x (x = 1 or 2 for EVA; x = 3 or 4 for EVB) includes:

- A 16-bit timer, up-/down-counter, TxCNT, for reads or writes
- A 16-bit timer-compare register, TxCMPR (double-buffered with shadow register), for reads or writes
- A 16-bit timer-period register, TxPR (double-buffered with shadow register), for reads or writes
- A 16-bit timer-control register, TxCON, for reads or writes
- Selectable internal or external input clocks
- A programmable prescaler for internal or external clock inputs
- Control and interrupt logic, for four maskable interrupts: *underflow*, *overflow*, *timer compare*, and *period interrupts*
- A selectable direction input pin (TDIRx) (to count up or down when directional up- / down-count mode is selected)

The GP timers can be operated independently or synchronized with each other. The compare register associated with each GP timer can be used for compare function and PWM-waveform generation. There are three continuous modes of operations for each GP timer in up- or up / down-counting operations. Internal or external input clocks with programmable prescaler are used for each GP timer. GP timers also provide the time base for the other event-manager submodules: GP timer 1 for all the compares and PWM circuits, GP timer 2/1 for the capture units and the quadrature-pulse counting operations. Double-buffering of the period and compare registers allows programmable change of the timer (PWM) period and the compare/PWM pulse width as needed.

4.2.2 Full-Compare Units

There are three full-compare units on each event manager. These compare units use GP timer1 as the time base and generate six outputs for compare and PWM-waveform generation using programmable deadband circuit. The state of each of the six outputs is configured independently. The compare registers of the compare units are double-buffered, allowing programmable change of the compare/PWM pulse widths as needed.

4.2.3 Programmable Deadband Generator

Deadband generation can be enabled/disabled for each compare unit output individually. The deadband-generator circuit produces two outputs (with or without deadband zone) for each compare unit output signal. The output states of the deadband generator are configurable and changeable as needed by way of the double-buffered ACTRx register.

4.2.4 PWM Waveform Generation

Up to eight PWM waveforms (outputs) can be generated simultaneously by each event manager: three independent pairs (six outputs) by the three full-compare units with programmable deadbands, and two independent PWMs by the GP-timer compares.

4.2.5 Double Update PWM Mode

The F2812 Event Manager supports Double Update PWM Mode. This mode refers to a PWM operation mode in which the position of the leading edge and the position of the trailing edge of a PWM pulse are independently modifiable in each PWM period. To support this mode, the compare register that determines the position of the edges of a PWM pulse must allow (buffered) compare value update once at the beginning of a PWM period and another time in the middle of a PWM period. The compare registers in F2812 Event Managers are all buffered and support three compare value reload/update (value in buffer becoming active) modes. These modes have earlier been documented as compare value reload conditions. The reload condition that supports double update PWM mode is reloaded on Underflow (beginning of PWM period) OR Period (middle of PWM period). Double update PWM mode can be achieved by using this condition for compare value reload.

4.2.6 PWM Characteristics

Characteristics of the PWMs are as follows:

- 16-bit registers
- Wide range of programmable deadband for the PWM output pairs
- Change of the PWM carrier frequency for PWM frequency wobbling as needed
- Change of the PWM pulse widths within and after each PWM period as needed
- External-maskable power and drive-protection interrupts
- Pulse-pattern-generator circuit, for programmable generation of asymmetric, symmetric, and four-space vector PWM waveforms
- Minimized CPU overhead using auto-reload of the compare and period registers
- The PWM pins are driven to a high-impedance state when the $\overline{\text{PDPINTx}}$ pin is driven low and **after** $\overline{\text{PDPINTx}}$ signal qualification. The $\overline{\text{PDPINTx}}$ pin (after qualification) is reflected in bit 8 of the COMCONx register.
 - $\overline{\text{PDPINTA}}$ pin status is reflected in bit 8 of COMCONA register.
 - $\overline{\text{PDPINTB}}$ pin status is reflected in bit 8 of COMCONB register.
- EXTCON register bits provide options to individually trip control for each PWM pair of signals

4.2.7 Capture Unit

The capture unit provides a logging function for different events or transitions. The values of the selected GP timer counter are captured and stored in the two-level-deep FIFO stacks when selected transitions are detected on capture input pins, CAPx (x = 1, 2, or 3 for EVA; and x = 4, 5, or 6 for EVB). The capture unit consists of three capture circuits.

- Capture units include the following features:
 - One 16-bit capture control register, CAPCONx (R/W)
 - One 16-bit capture FIFO status register, CAPFIFOx
 - Selection of GP timer 1/2 (for EVA) or 3/4 (for EVB) as the time base
 - Three 16-bit 2-level-deep FIFO stacks, one for each capture unit
 - Three capture input pins (CAP1/2/3 for EVA, CAP4/5/6 for EVB)—one input pin per capture unit. [All inputs are synchronized with the device (CPU) clock. In order for a transition to be captured, the input must hold at its current level to meet the input qualification circuitry requirements. The input pins CAP1/2 and CAP4/5 can also be used as QEP inputs to the QEP circuit.]
 - User-specified transition (rising edge, falling edge, or both edges) detection
 - Three maskable interrupt flags, one for each capture unit
 - The capture pins can also be used as general-purpose interrupt pins, if they are not used for the capture function.

4.2.8 Quadrature-Encoder Pulse (QEP) Circuit

Two capture inputs (CAP1 and CAP2 for EVA; CAP4 and CAP5 for EVB) can be used to interface the on-chip QEP circuit with a quadrature encoder pulse. Full synchronization of these inputs is performed on-chip. Direction or leading-quadrature pulse sequence is detected, and GP timer 2/4 is incremented or decremented by the rising and falling edges of the two input signals (four times the frequency of either input pulse).

With EXTCONA register bits, the EVA QEP circuit can use CAP3 as a capture index pin as well. Similarly, with EXTCONB register bits, the EVB QEP circuit can use CAP6 as a capture index pin.

4.2.9 External ADC Start-of-Conversion

EVA/EVB start-of-conversion (SOC) can be sent to an external pin ($\overline{\text{EVASOC}}$ / $\overline{\text{EVBSOC}}$) for external ADC interface. $\overline{\text{EVASOC}}$ and $\overline{\text{EVBSOC}}$ are MUXed with T2CTRIP and T4CTRIP, respectively.

4.3 Enhanced Analog-to-Digital Converter (ADC) Module

A simplified functional block diagram of the ADC module is shown in Figure 4-4. The ADC module consists of a 12-bit ADC with a built-in sample-and-hold (S / H) circuit. Functions of the ADC module include:

- 12-bit ADC core with built-in S/H
- Analog input: 0.0 V to 3.0 V (Voltages above 3.0 V produce full-scale conversion results.)
- Fast conversion rate: 80 ns at 25-MHz ADC clock, 12.5 MSPS
- 16-channel, MUXed inputs
- Autosequencing capability provides up to 16 autoconversions in a single session. Each conversion can be programmed to select any 1 of 16 input channels
- Sequencer can be operated as two independent 8-state sequencers or as one large 16-state sequencer (i.e., two cascaded 8-state sequencers)
- Sixteen result registers (individually addressable) to store conversion values
 - The digital value of the input analog voltage is derived by:

Digital Value = 0, when input \leq 0 V

Digital Value = $4096 \times \frac{\text{Input Analog Voltage} - \text{ADCLO}}{3}$, when $0 \text{ V} < \text{input} < 3 \text{ V}$

Digital Value = 4095, when input \geq 3 V

- Multiple triggers as sources for the start-of-conversion (SOC) sequence
 - S/W - software immediate start
 - EVA - Event manager A (multiple event sources within EVA)
 - EVB - Event manager B (multiple event sources within EVB)
- Flexible interrupt control allows interrupt request on every end-of-sequence (EOS) or every other EOS
- Sequencer can operate in start/stop mode, allowing multiple time-sequenced triggers to synchronize conversions
- EVA and EVB triggers can operate independently in dual-sequencer mode
- Sample-and-hold (S/H) acquisition time window has separate prescale control

The ADC module in the F2812 has been enhanced to provide flexible interface to event managers A and B. The ADC interface is built around a fast, 12-bit ADC module with a fast conversion rate of 80 ns at 25-MHz ADC clock. The ADC module has 16 channels, configurable as two independent 8-channel modules to service event managers A and B. The two independent 8-channel modules can be cascaded to form a 16-channel module. Although there are multiple input channels and two sequencers, there is only one converter in the ADC module. [Figure 4-4](#) shows the block diagram of the F2812 ADC module.

The two 8-channel modules have the capability to autosequence a series of conversions, each module has the choice of selecting any one of the respective eight channels available through an analog MUX. In the cascaded mode, the autosequencer functions as a single 16-channel sequencer. On each sequencer, once the conversion is complete, the selected channel value is stored in its respective RESULT register. Autosequencing allows the system to convert the same channel multiple times, allowing the user to perform oversampling algorithms. This gives increased resolution over traditional single-sampled conversion results.




Figure 4-4. Block Diagram of the F2812 ADC Module

To obtain the specified accuracy of the ADC, proper board layout is very critical. To the best extent possible, traces leading to the ADCIN pins should not run in close proximity to the digital signal paths. This is to minimize switching noise on the digital lines from getting coupled to the ADC inputs. Furthermore, proper isolation techniques must be used to isolate the ADC module power pins (V_{DDA1}/V_{DDA2} , $AV_{DDREFBG}$) from the digital supply. Figure 4-5 shows the ADC pin connections for the F2812 device.


NOTE

1. The ADC registers are accessed at the SYSCLKOUT rate. The internal timing of the ADC module is controlled by the high-speed peripheral clock (HSPCLK).
2. The behavior of the ADC module based on the state of the ADCENCLK and HALT signals is as follows:

ADCENCLK: On reset, this signal is low. While reset is active-low (\overline{XRS}), the clock to the register still functions. This is necessary to make sure all registers and modes go into their default reset state. The analog module is in a low-power inactive state. As soon as reset goes high, then the clock to the registers is disabled. When the user sets the ADCENCLK signal high, then the clocks to the registers is enabled and the analog module is enabled. There is a certain time delay (ms range) before the ADC is stable and can be used.

HALT: This signal only affects the analog module. It does not affect the registers. If low, the ADC module is powered. If high, the ADC module goes into low-power mode. The HALT mode stops the clock to the CPU, which stops the HSPCLK. Therefore the ADC register logic is turned off indirectly.

Figure 4-5 shows the ADC pin-biasing for internal reference and Figure 4-6 shows the ADC pin-biasing for external reference.



† Provide access to this pin in PCB layouts. Intended for test purposes only.

‡ TAIYO YUDEN EMK325F106ZH, EMK325BJ106MD, or equivalent

NOTES: A. External decoupling capacitors are recommended on all power pins.


B. Analog inputs must be driven from an operational amplifier that does not degrade the ADC performance.

C. Use 24.9 kΩ for ADC clock range 1 – 18.75 MHz; use 20 kΩ for ADC clock range 18.75 – 25 MHz.

Figure 4-5. ADC Pin Connections With Internal Reference (See Notes A and B)

NOTE

The temperature rating of any recommended component must match the rating of the end product.



- NOTES:
- A. External decoupling capacitors are recommended on all power pins.
 - B. Analog inputs must be driven from an operational amplifier that does not degrade the ADC performance.
 - C. Use 24.9 kΩ for ADC clock range 1 – 18.75 MHz; use 20 kΩ for ADC clock range 18.75 – 25 MHz.
 - D. It is recommended that buffered external references be provided with a voltage difference of (ADCREFP–ADCREFM) = 1 V ± 0.1% or better.

External reference is enabled using bit 8 in the ADCTRL3 Register at ADC power up. In this mode, the accuracy of external reference is critical for overall gain. The voltage ADCREFP–ADCREFM determines the overall accuracy. Do not enable internal references when external references are connected to ADCREFP and ADCREFM. See the *TMS320x281x DSP Analog-to-Digital Converter (ADC) Reference Guide* (literature number SPRU060) for more information.

Figure 4-6. ADC Pin Connections With External Reference

The ADC operation is configured, controlled, and monitored by the registers listed in [Table 4-4](#).

Table 4-4. ADC Registers⁽¹⁾

NAME	ADDRESS	SIZE (×16)	DESCRIPTION
ADCTRL1	0x00 7100	1	ADC Control Register 1
ADCTRL2	0x00 7101	1	ADC Control Register 2
ADCMAXCONV	0x00 7102	1	ADC Maximum Conversion Channels Register
ADCCHSELSEQ1	0x00 7103	1	ADC Channel Select Sequencing Control Register 1
ADCCHSELSEQ2	0x00 7104	1	ADC Channel Select Sequencing Control Register 2
ADCCHSELSEQ3	0x00 7105	1	ADC Channel Select Sequencing Control Register 3
ADCCHSELSEQ4	0x00 7106	1	ADC Channel Select Sequencing Control Register 4
ADCASEQSR	0x00 7107	1	ADC Auto–Sequence Status Register
ADCRESULT0	0x00 7108	1	ADC Conversion Result Buffer Register 0
ADCRESULT1	0x00 7109	1	ADC Conversion Result Buffer Register 1
ADCRESULT2	0x00 710A	1	ADC Conversion Result Buffer Register 2
ADCRESULT3	0x00 710B	1	ADC Conversion Result Buffer Register 3
ADCRESULT4	0x00 710C	1	ADC Conversion Result Buffer Register 4
ADCRESULT5	0x00 710D	1	ADC Conversion Result Buffer Register 5
ADCRESULT6	0x00 710E	1	ADC Conversion Result Buffer Register 6
ADCRESULT7	0x00 710F	1	ADC Conversion Result Buffer Register 7
ADCRESULT8	0x00 7110	1	ADC Conversion Result Buffer Register 8
ADCRESULT9	0x00 7111	1	ADC Conversion Result Buffer Register 9
ADCRESULT10	0x00 7112	1	ADC Conversion Result Buffer Register 10
ADCRESULT11	0x00 7113	1	ADC Conversion Result Buffer Register 11
ADCRESULT12	0x00 7114	1	ADC Conversion Result Buffer Register 12
ADCRESULT13	0x00 7115	1	ADC Conversion Result Buffer Register 13
ADCRESULT14	0x00 7116	1	ADC Conversion Result Buffer Register 14
ADCRESULT15	0x00 7117	1	ADC Conversion Result Buffer Register 15
ADCTRL3	0x00 7118	1	ADC Control Register 3
ADCST	0x00 7119	1	ADC Status Register
reserved	0x00 711C 0x00 711F	4	

(1) The above registers are Peripheral Frame 2 Registers.

4.4 Enhanced Controller Area Network (eCAN) Module

The CAN module has the following features:

- Fully compliant with CAN protocol, version 2.0B
- Supports data rates up to 1 Mbps
- Thirty-two mailboxes, each with the following properties:
 - Configurable as receive or transmit
 - Configurable with standard or extended identifier
 - Has a programmable receive mask
 - Supports data and remote frame
 - Composed of 0 to 8 bytes of data
 - Uses a 32-bit time stamp on receive and transmit message
 - Protects against reception of new message
 - Holds the dynamically programmable priority of transmit message
 - Employs a programmable interrupt scheme with two interrupt levels
 - Employs a programmable alarm on transmission or reception time-out
- Low-power mode
- Programmable wake-up on bus activity
- Automatic reply to a remote request message
- Automatic retransmission of a frame in case of loss of arbitration or error
- 32-bit local network time counter synchronized by a specific message (communication in conjunction with mailbox 16)
- Self-test mode
 - Operates in a loopback mode receiving its own message. A dummy acknowledge is provided, thereby eliminating the need for another node to provide the acknowledge bit.

NOTE

For a SYSCLKOUT of 150 MHz, the smallest bit rate possible is 23.4 kbps.

The 28x CAN has passed the conformance test per ISO/DIS 16845. Contact TI for further details.




Figure 4-7. eCAN Block Diagram and Interface Circuit

Table 4-5. 3.3-V eCAN Transceivers for the SM320F2812 DSP

PART NUMBER	SUPPLY VOLTAGE	LOW-POWER MODE	SLOPE CONTROL	VREF	OTHER	T _A
SN65HVD230	3.3 V	Standby	Adjustable	Yes	–	–40°C to 85°C
SN65HVD230Q	3.3 V	Standby	Adjustable	Yes	–	–40°C to 125°C
SN65HVD231	3.3 V	Sleep	Adjustable	Yes	–	–40°C to 85°C
SN65HVD231Q	3.3 V	Sleep	Adjustable	Yes	–	–40°C to 125°C
SN65HVD232	3.3 V	None	None	None	–	–40°C to 85°C
SN65HVD232Q	3.3 V	None	None	None	–	–40°C to 125°C
SN65HVD233	3.3 V	Standby	Adjustable	None	Diagnostic Loopback	–40°C to 125°C
SN65HVD234	3.3 V	Standby & Sleep	Adjustable	None	–	–40°C to 125°C
SN65HVD235	3.3 V	Standby	Adjustable	None	Autobaud Loopback	–40°C to 125°C




Figure 4-8. eCAN Memory Map

The CAN registers listed in [Table 4-6](#) are used by the CPU to configure and control the CAN controller and the message objects. eCAN control registers only support 32-bit read/write operations. Mailbox RAM can be accessed as 16 bits or 32 bits. 32-bit accesses are aligned to an even boundary.

Table 4-6. CAN Registers Map⁽¹⁾

REGISTER NAME	ADDRESS	SIZE (×32)	DESCRIPTION
CANME	0x00 6000	1	Mailbox enable
CANMD	0x00 6002	1	Mailbox direction
CANTRS	0x00 6004	1	Transmit request set
CANTRR	0x00 6006	1	Transmit request reset
CANTA	0x00 6008	1	Transmission acknowledge
CANAA	0x00 600A	1	Abort acknowledge
CANRMP	0x00 600C	1	Receive message pending
CANRML	0x00 600E	1	Receive message lost
CANRFP	0x00 6010	1	Remote frame pending
CANGAM	0x00 6012	1	Global acceptance mask
CANMC	0x00 6014	1	Master control
CANBTC	0x00 6016	1	Bit-timing configuration
CANES	0x00 6018	1	Error and status
CANTEC	0x00 601A	1	Transmit error counter
CANREC	0x00 601C	1	Receive error counter
CANGIF0	0x00 601E	1	Global interrupt flag 0
CANGIM	0x00 6020	1	Global interrupt mask
CANGIF1	0x00 6022	1	Global interrupt flag 1
CANMIM	0x00 6024	1	Mailbox interrupt mask
CANMIL	0x00 6026	1	Mailbox interrupt level
CANOPC	0x00 6028	1	Overwrite protection control
CANTIOC	0x00 602A	1	TX I/O control
CANRIOC	0x00 602C	1	RX I/O control
CANTSC	0x00 602E	1	Time stamp counter (Reserved in SCC mode)
CANTOC	0x00 6030	1	Time-out control (Reserved in SCC mode)
CANTOS	0x00 6032	1	Time-out status (Reserved in SCC mode)

(1) These registers are mapped to Peripheral Frame 1.

4.5 Multichannel Buffered Serial Port (McBSP) Module

The McBSP module has the following features:

- Compatible to McBSP in TMS320C54x™/ TMS320C55x™ DSP devices, except the DMA features
- Full-duplex communication
- Double-buffered data registers which allow a continuous data stream
- Independent framing and clocking for receive and transmit
- External shift clock generation or an internal programmable frequency shift clock
- A wide selection of data sizes including 8/12/16/20/24 or 32-bits
- 8-bit data transfers with LSB or MSB first
- Programmable polarity for both frame synchronization and data clocks
- Highly programmable internal clock and frame generation
- Support A-bis mode
- Direct interface to industry-standard CODECs, Analog Interface Chips (AICs), and other serially connected A/D and D/A devices
- Works with SPI-compatible devices
- Two 16 x 16-level FIFO for Transmit channel
- Two 16 x 16-level FIFO for Receive channel

The following application interfaces can be supported on the McBSP:

- T1/E1 framers
- MVIP switching-compatible and ST-BUS-compliant devices including:
 - MVIP framers
 - H.100 framers
 - SCSA framers
 - IOM-2 compliant devices
 - AC97-compliant devices (the necessary multiphase frame synchronization capability is provided.)
 - IIS-compliant devices

$$\text{McBSP clock rate} = \text{CLKG} = \frac{\text{CLKSRG}}{1 + \text{CLKGDIV}},$$

where CLKSRG source could be LSPCLK, CLKX, or CLKR.⁽²⁾

(2) Serial port performance is limited by I/O buffer switching speed. Internal prescalers must be adjusted such that the peripheral speed is less than the I/O buffer speed limit—20-MHz maximum.

Figure 4-9 shows the block diagram of the McBSP module with FIFO, interfaced to the F2812 version of Peripheral Frame 2.




Figure 4-9. McBSP Module With FIFO

Table 4-7 provides a summary of the McBSP registers.

Table 4-7. McBSP Register Summary

NAME	ADDRESS 0x00 78xxh	TYPE (R/W)	RESET VALUE (HEX)	DESCRIPTION
DATA REGISTERS, RECEIVE, TRANSMIT⁽¹⁾				
–	–	–	0x0000	McBSP Receive Buffer Register
–	–	–	0x0000	McBSP Receive Shift Register
–	–	–	0x0000	McBSP Transmit Shift Register
DDR2	0	R	0x0000	McBSP Data Receive Register 2 –Read First if the word size is greater than 16 bits, else ignore DDR2
DDR1	01	R	0x0000	McBSP Data Receive Register 1 –Read Second if the word size is greater than 16 bits, else read DDR1 only
DXR2	02	W	0x0000	McBSP Data Transmit Register 2 –Write First if the word size is greater than 16 bits, else ignore DXR2
DXR1	03	W	0x0000	McBSP Data Transmit Register 1 –Write Second if the word size is greater than 16 bits, else write to DXR1 only
McBSP CONTROL REGISTERS				
SPCR2	04	R/W	0x0000	McBSP Serial Port Control Register 2
SPCR1	05	R/W	0x0000	McBSP Serial Port Control Register 1
RCR2	06	R/W	0x0000	McBSP Receive Control Register 2
RCR1	07	R/W	0x0000	McBSP Receive Control Register 1
XCR2	08	R/W	0x0000	McBSP Transmit Control Register 2
XCR1	09	R/W	0x0000	McBSP Transmit Control Register 1
SRGR2	0A	R/W	0x0000	McBSP Sample Rate Generator Register 2
SRGR1	0B	R/W	0x0000	McBSP Sample Rate Generator Register 1
MULTICHANNEL CONTROL REGISTERS				
MCR2	0C	R/W	0x0000	McBSP Multichannel Register 2
MCR1	0D	R/W	0x0000	McBSP Multichannel Register 1
RCERA	0E	R/W	0x0000	McBSP Receive Channel Enable Register Partition A
RCERB	0F	R/W	0x0000	McBSP Receive Channel Enable Register Partition B
XCERA	10	R/W	0x0000	McBSP Transmit Channel Enable Register Partition A
XCERB	11	R/W	0x0000	McBSP Transmit Channel Enable Register Partition B
PCR	12	R/W	0x0000	McBSP Pin Control Register
RCERC	13	R/W	0x0000	McBSP Receive Channel Enable Register Partition C
RCERD	14	R/W	0x0000	McBSP Receive Channel Enable Register Partition D
XCERC	15	R/W	0x0000	McBSP Transmit Channel Enable Register Partition C
XCERD	16	R/W	0x0000	McBSP Transmit Channel Enable Register Partition D
RCERE	17	R/W	0x0000	McBSP Receive Channel Enable Register Partition E
RCERF	18	R/W	0x0000	McBSP Receive Channel Enable Register Partition F
XCERE	19	R/W	0x0000	McBSP Transmit Channel Enable Register Partition E
XCERF	1A	R/W	0x0000	McBSP Transmit Channel Enable Register Partition F
RCERG	1B	R/W	0x0000	McBSP Receive Channel Enable Register Partition G
RCERH	1C	R/W	0x0000	McBSP Receive Channel Enable Register Partition H
XCERG	1D	R/W	0x0000	McBSP Transmit Channel Enable Register Partition G
XCERH	1E	R/W	0x0000	McBSP Transmit Channel Enable Register Partition H

(1) DDR2/DDR1 and DXR2/DXR1 share the same addresses of receive and transmit FIFO registers in FIFO mode.

Table 4-7. McBSP Register Summary (continued)

NAME	ADDRESS 0x00 78xxh	TYPE (R/W)	RESET VALUE (HEX)	DESCRIPTION
FIFO MODE REGISTERS (applicable only in FIFO mode)				
FIFO Data Registers⁽¹⁾				
DRR2	00	R	0x0000	McBSP Data Receive Register 2 – Top of receive FIFO –Read First FIFO pointers does not advance
DRR1	01	R	0x0000	McBSP Data Receive Register 1 – Top of receive FIFO –Read Second for FIFO pointers to advance
DXR2	02	W	0x0000	McBSP Data Transmit Register 2 – Top of transmit FIFO –Write First FIFO pointers does not advance
DXR1	03	W	0x0000	McBSP Data Transmit Register 1 – Top of transmit FIFO –Write Second for FIFO pointers to advance
FIFO Control Registers				
MFFTX	20	R/W	0xA000	McBSP Transmit FIFO Register
MFFRX	21	R/W	0x201F	McBSP Receive FIFO Register
MFFCT	22	R/W	0x0000	McBSP FIFO Control Register
MFFINT	23	R/W	0x0000	McBSP FIFO Interrupt Register
MFFST	24	R/W	0x0000	McBSP FIFO Status Register

(1) FIFO pointers advancing is based on order of access to DRR2/DRR1 and DXR2/DXR1 registers.

4.6 Serial Communications Interface (SCI) Module

The F2812 device include two serial communications interface (SCI) modules. The SCI modules support digital communications between the CPU and other asynchronous peripherals that use the standard non-return-to-zero (NRZ) format. The SCI receiver and transmitter are double-buffered, and each has its own separate enable and interrupt bits. Both can be operated independently or simultaneously in the full-duplex mode. To ensure data integrity, the SCI checks received data for break detection, parity, overrun, and framing errors. The bit rate is programmable to over 65 000 different speeds through a 16-bit baud-select register.

Features of each SCI module include:

- Two external pins:
 - SCITXD: SCI transmit-output pin
 - SCIRXD: SCI receive-input pin

NOTE

Both pins can be used as GPIO if not used for SCI.

- Baud rate programmable to 64K different rates

$$\begin{aligned} \text{– Baud rate} &= \frac{\text{LSPCLK}}{(\text{BRR} + 1) \cdot 8}, & \text{when BRR} \neq 0 \\ &= \frac{\text{LSPCLK}}{16}, & \text{when BRR} = 0 \end{aligned}$$

- Data-word format
 - One start bit
 - Data-word length programmable from one to eight bits
 - Optional even/odd/no parity bit
 - One or two stop bits
 - Four error-detection flags: parity, overrun, framing, and break detection
 - Two wake-up multiprocessor modes: idle-line and address bit
 - Half- or full-duplex operation
 - Double-buffered receive and transmit functions
 - Transmitter and receiver operations can be accomplished through interrupt-driven or polled algorithms with status flags.
 - Transmitter: TXRDY flag (transmitter-buffer register is ready to receive another character) and TX EMPTY flag (transmitter-shift register is empty)
 - Receiver: RXRDY flag (receiver-buffer register is ready to receive another character), BRKDT flag (break condition occurred), and RX ERROR flag (monitoring four interrupt conditions)
 - Separate enable bits for transmitter and receiver interrupts (except BRKDT)
- $$\text{Max bit rate} = \frac{150 \text{ MHz}}{2 \times 8} = 9.375 \times 10^6 \text{ b/s}$$
- NRZ (non-return-to-zero) format
 - Ten SCI module control registers located in the control register frame beginning at address 7050h

NOTE

All registers in this module are 8-bit registers that are connected to Peripheral Frame 2. When a register is accessed, the register data is in the lower byte (7–0), and the upper byte (15–8) is read as zeros. Writing to the upper byte has no effect.

Enhanced features:

- Auto baud-detect hardware logic
- 16-level transmit/receive FIFO

The SCI port operation is configured and controlled by the registers listed in [Table 4-8](#) and [Table 4-9](#).

Table 4-8. SCI-A Registers⁽¹⁾

NAME	ADDRESS	SIZE (×16)	DESCRIPTION
SCICCRA	0x00 7050	1	SCI-A Communications Control Register
SCICTL1A	0x00 7051	1	SCI-A Control Register 1
SCIHBAUDA	0x00 7052	1	SCI-A Baud Register, High Bits
SCILBAUDA	0x00 7053	1	SCI-A Baud Register, Low Bits
SCICTL2A	0x00 7054	1	SCI-A Control Register 2
SCIRXSTA	0x00 7055	1	SCI-A Receive Status Register
SCIRXEMUA	0x00 7056	1	SCI-A Receive Emulation Data Buffer Register
SCIRXBUFA	0x00 7057	1	SCI-A Receive Data Buffer Register
SCITXBUFA	0x00 7059	1	SCI-A Transmit Data Buffer Register
SCIFFTXA	0x00 705A	1	SCI-A FIFO Transmit Register
SCIFFRXA	0x00 705B	1	SCI-A FIFO Receive Register
SCIFFCTA	0x00 705C	1	SCI-A FIFO Control Register
SCIPRIA	0x00 705F	1	SCI-A Priority Control Register

(1) Shaded registers are new registers for the FIFO mode.

Table 4-9. SCI-B Registers^{(1) (2)}

NAME	ADDRESS	SIZE (×16)	DESCRIPTION
SCICCRB	0x00 7750	1	SCI-B Communications Control Register
SCICTL1B	0x00 7751	1	SCI-B Control Register 1
SCIHBAUDB	0x00 7752	1	SCI-B Baud Register, High Bits
SCILBAUDB	0x00 7753	1	SCI-B Baud Register, Low Bits
SCICTL2B	0x00 7754	1	SCI-B Control Register 2
SCIRXSTB	0x00 7755	1	SCI-B Receive Status Register
SCIRXEMUB	0x00 7756	1	SCI-B Receive Emulation Data Buffer Register
SCIRXBUB	0x00 7757	1	SCI-B Receive Data Buffer Register
SCITXBUB	0x00 7759	1	SCI-B Transmit Data Buffer Register
SCIFFTXB	0x00 775A	1	SCI-B FIFO Transmit Register
SCIFFRXB	0x00 775B	1	SCI-B FIFO Receive Register
SCIFFCTB	0x00 775C	1	SCI-B FIFO Control Register
SCIPRIB	0x00 775F	1	SCI-B Priority Control Register

(1) Shaded registers are new registers for the FIFO mode.

(2) Registers in this table are mapped to peripheral bus 16 space. This space only allows 16-bit accesses. 32-bit accesses produce undefined results.

Figure 4-10 shows the SCI module block diagram.




Figure 4-10. Serial Communications Interface (SCI) Module Block Diagram

4.7 Serial Peripheral Interface (SPI) Module

The F2812 device includes the four-pin serial peripheral interface (SPI) module. The SPI is a high-speed, synchronous serial I/O port that allows a serial bit stream of programmed length (one to sixteen bits) to be shifted into and out of the device at a programmable bit-transfer rate. Normally, the SPI is used for communications between the DSP controller and external peripherals or another processor. Typical applications include external I/O or peripheral expansion through devices such as shift registers, display drivers, and ADCs. Multidevice communications are supported by the master/slave operation of the SPI.

The SPI module features include:

- Four external pins:
 - SPISOMI: SPI slave-output/master-input pin
 - SPISIMO: SPI slave-input/master-output pin
 - SPISTE: SPI slave transmit-enable pin
 - SPICLK: SPI serial-clock pin

NOTE

All four pins can be used as GPIO, if the SPI module is not used.

- Two operational modes: master and slave
- Baud rate: 125 different programmable rates

$$\begin{aligned}
 \text{– Baud rate} &= \frac{\text{LSPCLK}}{(\text{SPIBRR} + 1)}, && \text{when BRR} \neq 0 \\
 &= \frac{\text{LSPCLK}}{4}, && \text{when BRR} = 0, 1, 2, 3
 \end{aligned}$$

Serial port performance is limited by I/O buffer switching speed. Internal prescalers must be adjusted such that the peripheral speed is less than the I/O buffer speed limit—20 MHz maximum.

- Data word length: one to sixteen data bits
- Four clocking schemes (controlled by clock polarity and clock phase bits) include:
 - Falling edge without phase delay: SPICLK active-high. SPI transmits data on the falling edge of the SPICLK signal and receives data on the rising edge of the SPICLK signal.
 - Falling edge with phase delay: SPICLK active-high. SPI transmits data one half-cycle ahead of the falling edge of the SPICLK signal and receives data on the falling edge of the SPICLK signal.
 - Rising edge without phase delay: SPICLK inactive-low. SPI transmits data on the rising edge of the SPICLK signal and receives data on the falling edge of the SPICLK signal.
 - Rising edge with phase delay: SPICLK inactive-low. SPI transmits data one half-cycle ahead of the falling edge of the SPICLK signal and receives data on the rising edge of the SPICLK signal.
- Simultaneous receive and transmit operation (transmit function can be disabled in software)
- Transmitter and receiver operations are accomplished through either interrupt-driven or polled algorithms.
- Nine SPI module control registers: Located in control register frame beginning at address 7040h.

NOTE

All registers in this module are 16-bit registers that are connected to Peripheral Frame 2. When a register is accessed, the register data is in the lower byte (7–0), and the upper byte (15–8) is read as zeros. Writing to the upper byte has no effect.

Enhanced feature:

- 16-level transmit/receive FIFO
- Delayed transmit control


The SPI port operation is configured and controlled by the registers listed in [Table 4-10](#).

Table 4-10. SPI Registers⁽¹⁾

NAME	ADDRESS	SIZE (×16)	DESCRIPTION
SPICCR	0x00 7040	1	SPI Configuration Control Register
SPICTL	0x00 7041	1	SPI Operation Control Register
SPISTS	0x00 7042	1	SPI Status Register
SPIBRR	0x00 7044	1	SPI Baud Rate Register
SPIRXEMU	0x00 7046	1	SPI Receive Emulation Buffer Register
SPIRXBUF	0x00 7047	1	SPI Serial Input Buffer Register
SPITXBUF	0x00 7048	1	SPI Serial Output Buffer Register
SPIDAT	0x00 7049	1	SPI Serial Data Register
SPIFFTX	0x00 704A	1	SPI FIFO Transmit Register
SPIFFRX	0x00 704B	1	SPI FIFO Receive Register
SPIFFCT	0x00 704C	1	SPI FIFO Control Register
SPIPRI	0x00 704F	1	SPI Priority Control Register

(1) The above registers are mapped to Peripheral Frame 2. This space only allows 16-bit accesses. 32-bit accesses produce undefined results.

Figure 4-11 is a block diagram of the SPI in slave mode.



† $\overline{\text{SPISTE}}$ is driven low by the master for a slave device.

Figure 4-11. Serial Peripheral Interface Module Block Diagram (Slave Mode)

4.8 GPIO MUX

The GPIO Mux registers are used to select the operation of shared pins on the F2812 device. The pins can be individually selected to operate as Digital I/O or connected to Peripheral I/O signals (via the GPxMUX registers). If selected for Digital I/O mode, registers are provided to configure the pin direction (via the GPxDIR registers) and to qualify the input signal to remove unwanted noise (via the GPxQUAL registers). [Table 4-11](#) lists the GPIO Mux Registers.

Table 4-11. GPIO Mux Registers^{(1) (2) (3)}

NAME	ADDRESS	SIZE (×16)	REGISTER DESCRIPTION
GPAMUX	0x00 70C0	1	GPIO A Mux Control Register
GPADIR	0x00 70C1	1	GPIO A Direction Control Register
GPAQUAL	0x00 70C2	1	GPIO A Input Qualification Control Register
reserved	0x00 70C3	1	
GPBMUX	0x00 70C4	1	GPIO B Mux Control Register
GPBDIR	0x00 70C5	1	GPIO B Direction Control Register
GPBQUAL	0x00 70C6	1	GPIO B Input Qualification Control Register
reserved	0x00 70C7	1	
reserved	0x00 70C8	1	
reserved	0x00 70C9	1	
reserved	0x00 70CA	1	
reserved	0x00 70CB	1	
GPDMUX	0x00 70CC	1	GPIO D Mux Control Register
GPDDIR	0x00 70CD	1	GPIO D Direction Control Register
GPDQUAL	0x00 70CE	1	GPIO D Input Qualification Control Register
reserved	0x00 70CF	1	
GPEMUX	0x00 70D0	1	GPIO E Mux Control Register
GPEDIR	0x00 70D1	1	GPIO E Direction Control Register
GPEQUAL	0x00 70D2	1	GPIO E Input Qualification Control Register
reserved	0x00 70D3	1	
GPFMUX	0x00 70D4	1	GPIO F Mux Control Register
GPFDIR	0x00 70D5	1	GPIO F Direction Control Register
reserved	0x00 70D6	1	
reserved	0x00 70D7	1	
GPGMUX	0x00 70D8	1	GPIO G Mux Control Register
GPGDIR	0x00 70D9	1	GPIO G Direction Control Register
reserved	0x00 70DA	1	
reserved	0x00 70DB	1	
reserved	0x00 70DC 0x00 70DF	4	

(1) Reserved locations returns undefined values and writes is ignored.

(2) Not all inputs support input signal qualification.

(3) These registers are EALLOW protected. This prevents spurious writes from overwriting the contents and corrupting the system.

If configured for Digital I/O mode, additional registers are provided for setting individual I/O signals (via the GPxSET registers), for clearing individual I/O signals (via the GPxCLEAR registers), for toggling individual I/O signals (via the GPxTOGGLE registers), or for reading/writing to the individual I/O signals (via the GPxDAT registers). [Table 4-12](#) lists the GPIO Data Registers. For more information, see the *TMS320x281x System Control and Interrupts Reference Guide* ([SPRU078](#)).


Table 4-12. GPIO Data Registers^{(1) (2)}

NAME	ADDRESS	SIZE (x16)	REGISTER DESCRIPTION
GPADAT	0x00 70E0	1	GPIO A Data Register
GPASET	0x00 70E1	1	GPIO A Set Register
GPACLEAR	0x00 70E2	1	GPIO A Clear Register
GPATOGGLE	0x00 70E3	1	GPIO A Toggle Register
GPBDAT	0x00 70E4	1	GPIO B Data Register
GPBSET	0x00 70E5	1	GPIO B Set Register
GPBCLEAR	0x00 70E6	1	GPIO B Clear Register
GPBTOGGLE	0x00 70E7	1	GPIO B Toggle Register
reserved	0x00 70E8	1	
reserved	0x00 70E9	1	
reserved	0x00 70EA	1	
reserved	0x00 70EB	1	
GPDDAT	0x00 70EC	1	GPIO D Data Register
GPDSET	0x00 70ED	1	GPIO D Set Register
GPDCLEAR	0x00 70EE	1	GPIO D Clear Register
GPDTOGGLE	0x00 70EF	1	GPIO D Toggle Register
GPEDAT	0x00 70F0	1	GPIO E Data Register
GPESET	0x00 70F1	1	GPIO E Set Register
GPECLEAR	0x00 70F2	1	GPIO E Clear Register
GPETOGGLE	0x00 70F3	1	GPIO E Toggle Register
GPFDAT	0x00 70F4	1	GPIO F Data Register
GPFSET	0x00 70F5	1	GPIO F Set Register
GPPFCLEAR	0x00 70F6	1	GPIO F Clear Register
GPFTOGGLE	0x00 70F7	1	GPIO F Toggle Register
GPGDAT	0x00 70F8	1	GPIO G Data Register
GPGSET	0x00 70F9	1	GPIO G Set Register
GPGCLEAR	0x00 70FA	1	GPIO G Clear Register
GPGTOGGLE	0x00 70FB	1	GPIO G Toggle Register
reserved	0x00 70FC 0x00 70FF	4	

(1) Reserved location returns undefined values and writes are ignored.

(2) These registers are NOT EALLOW protected. The above registers are typically accessed regularly by the user.

Figure 4-12 shows how the various register bits select the various modes of operation for GPIO function.



- A. In the GPIO mode, when the GPIO pin is configured for output operation, reading the GPxDAT data register only gives the value written, not the value at the pin. In the peripheral mode, the state of the pin can be read through the GPxDAT register, provided the corresponding direction bit is zero (input mode).
- B. Some selected input signals are qualified by the SYSCLKOUT. The GPXQUAL register specifies the qualification sampling period. The sampling window is 6 samples wide and the output is only changed when all samples are the same (all 0's or all 1's). This feature removes unwanted spikes from the input signal.

Figure 4-12. GPIO/Peripheral Pin Multiplexing

NOTE

The input function of the GPIO pin and the input path to the peripheral are always enabled. It is the output function of the GPIO pin that is multiplexed with the output path of the primary (peripheral) function. Since the output buffer of a pin connects back to the input buffer, any GPIO signal present at the pin is propagated to the peripheral module as well. Therefore, when a pin is configured for GPIO operation, the corresponding peripheral functionality (and interrupt-generating capability) must be disabled. Otherwise, interrupts may be inadvertently triggered. This is especially critical when the `PDPINTA` and `PDPINTB` pins are used as GPIO pins, since a value of zero for `GPDDAT.0` or `GPDDAT.5` (`PDPINTx`) puts PWM pins in a high-impedance state. The `CxTRIP` and `TxCTRIp` pins also put the corresponding PWM pins in high impedance, if they are driven low (as GPIO pins) and bit `EXTCONx.0 = 1`.

5 Development Support

Texas Instruments (TI) offers an extensive line of development tools for the C28x™ generation of DSPs, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.

The following products support development of F2812-based applications:

Software Development Tools

- Code Composer Studio™ Integrated Development Environment (IDE)
 - C/C++ Compiler
 - Code generation tools
 - Assembler/Linker
 - Cycle Accurate Simulator
- Application algorithms
- Sample applications code

Hardware Development Tools

- F2812 eZdsp
- JTAG-based emulators - SPI515, XDS510PP, XDS510PP Plus, XDS510 USB
- Universal 5-V dc power supply
- Documentation and cables

5.1 Device and Development Support Tool Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all [TMS320] DSP devices and support tools. Each [TMS320] DSP commercial family member has one of three prefixes: TMX, TMP, or TMS (e.g., TMS320F2812GHH). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS).

TMX—Experimental device that is not necessarily representative of the final device's electrical specifications

TMP—Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification

TMS/SM—Fully qualified production device

SMJ—Fully qualified production device

Support tool development evolutionary flow:

TMDX—Development-support product that has not yet completed Texas Instruments internal qualification testing.


TMDS—Fully qualified development-support product

TMX and TMP devices and TMDX development-support tools are shipped against the following disclaimer:

Developmental product is intended for internal evaluation purposes.

TMS devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used. [Figure 5-1](#) provides a legend for reading the complete device name for any TMS320x28x family member.



[†] Not all combinations of processing options, temperature ranges and packages are available.
CQFP = Ceramic Quad Flatpack

Figure 5-1. 28x Device Nomenclature

5.2 Documentation Support

Extensive documentation supports all of the TMS320E DSP family generations of devices from product announcement through applications development. The types of documentation available include: data sheets and data manuals, with design specifications; and hardware and software applications. Useful reference documentation includes:

TMS320C28x DSP CPU and Instruction Set Reference Guide ([SPRU430](#)) describes the central processing unit (CPU) and the assembly language instructions of the TMS320C28x™ fixed-point digital signal processors (DSPs). It also describes emulation features available on these DSPs.

TMS320x281x Analog-to-Digital Converter (ADC) Reference Guide ([SPRU060](#)) describes the ADC module. The module is a 12-bit pipelined ADC. The analog circuits of this converter, referred to as the core in this document, include the front-end analog multiplexers (MUXs), sample-and-hold (S/H) circuits, the conversion core, voltage regulators, and other analog supporting circuits. Digital circuits, referred to as the wrapper in this document, include programmable conversion sequencer, result registers, interface to analog circuits, interface to device peripheral bus, and interface to other on-chip modules.

TMS320x281x Boot ROM Reference Guide ([SPRU095](#)) describes the purpose and features of the bootloader (factory-programmed boot-loading software). It also describes other contents of the device on-chip boot ROM and identifies where all of the information is located within that memory.

TMS320x281x Event Manager (EV) Reference Guide ([SPRU065](#)) describes the EV modules that provide a broad range of functions and features that are particularly useful in motion control and motor control applications. The EV modules include general-purpose (GP) timers, full-compare/PWM units, capture units, and quadrature-encoder pulse (QEP) circuits.

TMS320x281x External Interface (XINTF) Reference Guide ([SPRU067](#)) describes the external interface (XINTF) of the 281x digital signal processors (DSPs).

TMS320x281x Multi-channel Buffered Serial Ports (McBSPs) Reference Guide ([SPRU061](#)) describes the McBSP available on the 281x devices. The McBSPs allow direct interface between a DSP and other devices in a system.

TMS320x281x System Control and Interrupts Reference Guide ([SPRU078](#)) describes the various interrupts and system control features of the 281x digital signal processors (DSPs).

TMS320x281x, 280x Enhanced Controller Area Network (eCAN) Reference Guide (SPRU074) describes the eCAN that uses established protocol to communicate serially with other controllers in electrically noisy environments. With 32 fully configurable mailboxes and time-stamping feature, the eCAN module provides a versatile and robust serial communication interface. The eCAN module implemented in the C28x DSP is compatible with the CAN 2.0B standard (active).

TMS320x281x, 280x Peripheral Reference Guide (SPRU566) describes the peripheral reference guides of the 28x digital signal processors (DSPs).

TMS320x281x, 280x Serial Communication Interface (SCI) Reference Guide (SPRU051) describes the SCI that is a two-wire asynchronous serial port, commonly known as a UART. The SCI modules support digital communications between the CPU and other asynchronous peripherals that use the standard non-return-to-zero (NRZ) format.

TMS320x281x, 280x Serial Peripheral Interface (SPI) Reference Guide (SPRU059) describes the SPI – a high-speed synchronous serial input/output (I/O) port that allows a serial bit stream of programmed length (one to sixteen bits) to be shifted into and out of the device at a programmed bit-transfer rate. The SPI is used for communications between the DSP controller and external peripherals or another controller.

3.3 V DSP for Digital Motor Control Application Report (SPRA550). New generations of motor control digital signal processors (DSPs) lower their supply voltages from 5 V to 3.3 V to offer higher performance at lower cost. Replacing traditional 5-V digital control circuitry by 3.3-V designs introduce no additional system cost and no significant complication in interfacing with TTL and CMOS compatible components, as well as with mixed voltage ICs such as power transistor gate drivers. Just like 5-V based designs, good engineering practice should be exercised to minimize noise and EMI effects by proper component layout and PCB design when 3.3-V DSP, ADC, and digital circuitry are used in a mixed signal environment, with high and low voltage analog and switching signals, such as a motor control system. In addition, software techniques such as Random PWM method can be used by special features of the Texas Instruments (TI) TMS320x24xx DSP controllers to significantly reduce noise effects caused by EMI radiation.

This application report reviews designs of 3.3-V DSP versus 5-V DSP for low HP motor control applications. The application report first describes a scenario of a 3.3-V-only motor controller indicating that for most applications, no significant issue of interfacing between 3.3 V and 5 V exists. Cost-effective 3.3-V – 5-V interfacing techniques are then discussed for the situations where such interfacing is needed. On-chip 3.3-V ADC versus 5-V ADC is also discussed. Sensitivity and noise effects in 3.3-V and 5-V ADC conversions are addressed. Guidelines for component layout and printed circuit board (PCB) design that can reduce system's noise and EMI effects are summarized in the last section.

The TMS320C28x Instruction Set Simulator Technical Overview (SPRU608) describes the simulator, available within the Code Composer Studio for TMS320C2000 IDE, that simulates the instruction set of the C28x core.

TMS320C28x DSP/BIOS Application Programming Interface (API) Reference Guide (SPRU625) describes development using DSP/BIOS.

TMS320C28x Assembly Language Tools User's Guide (SPRU513) describes the assembly language tools (assembler and other tools used to develop assembly language code), assembler directives, macros, common object file format, and symbolic debugging directives for the TMS320C28x™ device.

TMS320C28x Optimizing C Compiler User's Guide (SPRU514) describes the TMS320C28x™ C/C++ compiler. This compiler accepts ANSI standard C/C++ source code and produces TMS320™ DSP assembly language source code for the TMS320C28x device.

A series of DSP textbooks is published by Prentice-Hall and John Wiley & Sons to support digital signal processing research and education. The TMS320™ DSP newsletter, Details on Signal Processing, is published quarterly and distributed to update TMS320™ DSP customers on product information.

Updated information on the TMS320™ DSP controllers can be found on the worldwide web at: <http://www.ti.com>.

To send comments regarding this TMS320F281x/TMS320C281x data manual ([SPRS174](#)), use the *commentsatbooks.sc.ti.com* email address, which is a repository for feedback. For questions and support, contact the Product Information Center listed at <http://www.ti.com/sc/docs/pic/home.htm>.

6 Electrical Specifications

This section provides the absolute maximum ratings and the recommended operating conditions for the SM/SMJ320F2812 DSP.

6.1 Absolute Maximum Ratings

Unless otherwise noted, the list of absolute maximum ratings are specified over operating temperature ranges. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under [Section 6.2](#) is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to V_{SS} .

		VALUE	UNIT
Supply voltage range, V_{DDIO} , V_{DDA1} , V_{DDA2} , V_{DDAIO} , and $AV_{DDREFBG}$		–0.3 to 4.6	V
Supply voltage range, V_{DD} , V_{DD1}		–0.5 to 2.5	V
V_{DD3VFL} range		–0.3 to 4.6	V
Input voltage range, V_{IN}		–0.3 to 4.6	V
Output voltage range, V_O		–0.3 to 4.6	V
Input clamp current, I_{IK} ($V_{IN} < 0$ or $V_{IN} > V_{DDIO}$) ⁽¹⁾		±20	mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{DDIO}$)		±20	mA
Operating ambient temperature range, T_A ⁽²⁾	S Temp	–55 to 220	°C

(1) Continuous clamp current per pin is ±2 mA

(2) Long-term high-temperature storage and/or extended use at maximum temperature conditions may result in a reduction of overall device life.

6.2 Recommended Operating Conditions

See ⁽¹⁾

			MIN	NOM	MAX	UNIT
V _{DDIO}	Device supply voltage, I/O		3.14	3.3	3.47	V
V _{DD} , V _{DD1}	Device supply voltage, CPU	1.8 V (135 MHz)	1.71	1.8	1.89	V
		1.9 V (150 MHz)	1.81	1.9	2	
V _{SS}	Supply ground			0		V
V _{DDA1} , V _{DDA2} , AV _{DDREFBG} , V _{DDAIO}	ADC supply voltage		3.14	3.3	3.47	V
V _{DD3VFL}	Flash programming supply voltage		3.14	3.3	3.47	V
f _{SYCLKOUT}	Device clock frequency (system clock)	V _{DD} = 1.9 V ± 5%	2		150	MHz
		V _{DD} = 1.8 V ± 5%	2		135	
V _{IH}	High-level input voltage	All inputs except XCLKIN	2		V _{DDIO}	V
		XCLKIN (at 50 µA max)	0.7V _{DD}		V _{DD}	
V _{IL}	Low-level input voltage	All inputs except XCLKIN			0.8	V
		XCLKIN (at 50 µA max)			0.3V _{DD}	
I _{OH}	High-level output source current, V _{OH} = 2.4 V	All I/Os except Group 2			–4	mA
		Group 2 ⁽²⁾			–8	
I _{OL}	Low-level output sink current, V _{OL} = V _{OL} MAX	All I/Os except Group 2			4	mA
		Group 2 ⁽²⁾			8	
T _A	Ambient temperature		–55	25	220	°C

(1) See Section 6.7 for power sequencing of V_{DDIO}, V_{DDAIO}, V_{DD}, V_{DDA1}/V_{DDA2}/AV_{DDREFBG}, and V_{DD3VFL}.

(2) Group 2 pins are as follows: XINTF pins, PDPINTA, TDO, XCLKOUT, XF, EMU0, and EMU1.

In Revision C, EVA (GPIOA0–GPIOA15) and GPIOD0 are 4 mA drive.

6.3 Electrical Characteristics

Over recommended operating conditions (unless otherwise noted) ⁽¹⁾

PARAMETER			TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage		I _{OH} = I _{OH} MAX		2.4			V
			I _{OH} = 50 μA		V _{DDIO} – 0.2			
V _{OL}	Low-level output voltage		I _{OL} = I _{OL} MAX		0.4			V
I _{IL}	Input current (low level)	With pullup	V _{DDIO} = 3.3 V, V _{IN} = 0 V	All I/Os ⁽²⁾ (including $\overline{\text{XRS}}$) except EVB	–80	–140	–190	μA
				GPIOB/EVB	–13	–25	–35	
		With pulldown	V _{DDIO} = 3.3 V, V _{IN} = 0 V		±2			
I _{IH}	Input current (high level)	With pullup	V _{DDIO} = 3.3 V, V _{IN} = V _{DD}		±2			μA
		With pulldown ⁽³⁾	V _{DDIO} = 3.3 V, V _{IN} = V _{DD}		28	50	80	
I _{OZ}	Output current, high-impedance state (off-state)		V _O = V _{DDIO} or 0 V		±2			μA
C _I	Input capacitance				7			pF
C _O	Output capacitance				7			pF

(1) Minimum and maximum parameters are characterized for operation at T_A = 220°C unless otherwise noted, but may not be production tested at that temperature. Production test limits with statistical guardbands are used to ensure high temperature performance.

(2) The following pins have no internal PU/PD: GPIOE0, GPIOE1, GPIOF0, GPIOF1, GPIOF2, GPIOF3, GPIOF12, GPIOG4, and GPIOG5.

(3) The following pins have an internal pulldown: XMP/MC, TESTSEL, and TRST.




Figure 6-1. SM320F2812-HT Life Expectancy Curve

Notes:

1. See data sheet for absolute maximum and minimum recommended operating conditions.
2. Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).

6.4 Current Consumption by Power-Supply Pins Over Recommended Operating Conditions During Low-Power Modes at 150-MHz SYSCLKOUT

MODE	TEST CONDITIONS	T _A = –55°C to 125°C								T _A = 220°C							
		I _{DD}		I _{DDIO}		I _{DD3VFL}		I _{DDA} ⁽¹⁾		I _{DD}		I _{DDIO}		I _{DD3VFL}		I _{DDA} ⁽¹⁾	
		TYP	MAX ⁽²⁾	TYP	MAX ⁽²⁾	TYP	MAX ⁽²⁾	TYP	MAX ⁽²⁾	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX
Operational	All peripheral clocks are enabled. All PWM pins are toggled at 100 kHz. Data is continuously transmitted out of the SCIA, SCIB, and CAN ports. The hardware multiplier is exercised. Code is running out of flash with 5 wait-states.	195 mA	230 mA	15 mA	30 mA	40 mA	45 mA	40 mA	50 mA	275 mA	330 mA	17 mA	30 mA	45 mA	50 mA	40 mA	52 mA
IDLE	–Flash is powered down –XCLKOUT is turned off –All peripheral clocks are on, except ADC	125 mA	150 mA	5 mA	10 mA	2 µA	4 µA	1 µA	35 µA	200 mA		10 mA		56 µA	100 µA	320 µA	450 µA
STANDBY	–Flash is powered down –Peripheral clocks are turned off –Pins without an internal PU/PD are tied high/low	5 mA	10 mA	5 µA	20 µA	2 µA	4 µA	1 µA	35 µA	27 mA	40 mA	160 µA	200 µA	56 µA	100 µA	320 µA	450 µA
HALT	–Flash is powered down –Peripheral clocks are turned off –Pins without an internal PU/PD are tied high/low – Input clock is disabled	70 µA		5 µA	20 µA	2 µA	4 µA	1µA	35 µA	9.8 mA		160 µA	200 µA	56 µA	100 µA	320 µA	450 µA


(1) I_{DDA} includes current into V_{DDA1}, V_{DDA2}, V_{DD1}, AV_{DDREFBG}, and V_{DDAIO} pins.

(2) MAX numbers are at 125°C, and max voltage (V_{DD} = 2.0 V; V_{DDIO}, V_{DD3VFL}, V_{DDA} = 3.6 V).

NOTE

HALT and STANDBY modes cannot be used when the PLL is disabled.

6.5 Current Consumption Graphs



- Test conditions are as defined in Table 6-5 for operational currents under nominal process voltage and temperature conditions.
- I_{DD} represents the total current drawn from the 1.8-V rail (V_{DD}). It includes a trivial amount of current (<1 mA) drawn by V_{DD1} .
- IDDA represents the current drawn by VDDA1 and VDDA2 rails.
- Total 3.3-V current is the sum of I_{DDIO} , I_{DD3VFL} , and I_{DDA} . It includes a trivial amount of current (<1 mA) drawn by VDDAIO.

Figure 6-2. Typical Current Consumption Over Frequency




Figure 6-3. Typical Power Consumption Over Frequency

6.6 Reducing Current Consumption

28x DSPs incorporate a unique method to reduce the device current consumption. A reduction in current consumption can be achieved by turning off the clock to any peripheral module which is not used in a given application. Table 6-1 indicates the typical reduction in current consumption achieved by turning off the clocks to various peripherals.

Table 6-1. Typical Current Consumption by Various Peripherals (at 150 MHz)⁽¹⁾
(2)

PERIPHERAL MODULE	I _{DD} CURRENT REDUCTION (mA)
eCAN	12
EVA	6
EVB	6
ADC	8 ⁽³⁾
SCI	4
SPI	5
McBSP	13

(1) **All peripheral clocks are disabled upon reset. Writing to/reading from peripheral registers is possible only after the peripheral clocks are turned on.**

(2) Not production tested.

(3) This number represents the current drawn by the digital portion of the ADC module. Turning off the clock to the ADC module results in the elimination of the current drawn by the analog portion of the ADC (I_{CCA}) as well.

6.7 Power Sequencing Requirements

SM320F2812 silicon requires dual voltages (1.8-V or 1.9-V and 3.3-V) to power up the CPU, Flash, ROM, ADC, and the I/Os. To ensure the correct reset state for all modules during power up, there are some requirements to be met while powering up/powering down the device. The current F2812 silicon reference schematics (Spectrum Digital Incorporated eZdsp. board) suggests two options for the power sequencing circuit.


- **Option 1:** In this approach, an external power sequencing circuit enables V_{DDIO} first, then V_{DD} and V_{DD1} (1.8 V or 1.9 V). After 1.8 V (or 1.9 V) ramps, the 3.3 V for Flash (V_{DD3VFL}) and ADC (V_{DDA1}/V_{DDA2}/AV_{DDREFBG}) modules are ramped up. While option 1 is still valid, TI has simplified the requirement. Option 2 is the recommended approach.
- **Option 2:** Enable power to all 3.3-V supply pins (V_{DDIO}, V_{DD3VFL}, V_{DDA1}/V_{DDA2}/V_{DDAIO}/AV_{DDREFBG}) and then ramp 1.8 V (or 1.9 V) (V_{DD}/V_{DD1}) supply pins. 1.8 V or 1.9 V (V_{DD}/V_{DD1}) should not reach 0.3 V until V_{DDIO} has reached 2.5 V. This ensures the reset signal from the I/O pin has propagated through the I/O buffer to provide power-on reset to all the modules inside the device. See Figure 6-8 for power-on reset timing.
- **Power-Down Sequencing:** During power-down, the device reset should be asserted low (8 μs, minimum) before the V_{DD} supply reaches 1.5 V. This helps to keep on-chip flash logic in reset prior to the V_{DDIO}/V_{DD} power supplies ramping down. It is recommended that the device reset control from Low-Dropout (LDO) regulators or voltage supervisors be used to meet this constraint. LDO regulators that facilitate power-sequencing (with the aid of additional external components) may be used to meet the power sequencing requirement. See www.spectrumdigital.com for F2812 eZdsp™ schematics and updates.

Table 6-2. Recommended Low-Dropout Regulators

SUPPLIER	PART NUMBER
Texas Instruments	TPS767D301

NOTE

The GPIO pins are undefined until $V_{DD} = 1\text{ V}$ and $V_{DDIO} = 2.5\text{ V}$.



† $V_{DD_3.3V}$ – V_{DDIO} , V_{DD3VFL} , V_{DDAIO} , V_{DDA1} , V_{DDA2} , $AV_{DDREFBG}$

‡ $V_{DD_1.8V}$ – V_{DD} , V_{DD1}

- NOTES:
- A. 1.8-V (or 1.9 V) supply should ramp after the 3.3-V supply reaches at least 2.5 V.
 - B. Reset (\overline{XRS}) should remain low until supplies and clocks are stable. See Figure 6-8, Power-on Reset in Microcomputer Mode ($XMP/\overline{MC} = 0$), for minimum requirements.
 - C. Voltage supervisor or LDO reset control trips reset (\overline{XRS}) first when the 3.3-V supply is off regulation. Typically, this occurs a few milliseconds before the 1.8-V (or 1.9 V) supply reaches 1.5 V.
 - D. Keeping reset low (\overline{XRS}) at least $8\text{ }\mu\text{s}$ prior to the 1.8-V (or 1.9 V) supply reaching 1.5 V keeps the flash module in complete reset before the supplies ramp down.
 - E. Since the state of GPIO pins is undefined until the 1.8-V (or 1.9 V) supply reaches at least 1 V, this supply should be ramped as quickly as possible (after the 3.3-V supply reaches at least 2.5 V).
 - F. Other than the power supply pins, no pin should be driven before the 3.3-V rail has been fully powered up.

Figure 6-4. F2812 Typical Power-Up and Power-Down Sequence – Option 2

6.8 Signal Transition Levels

Note that some of the signals use different reference voltages, see the recommended operating conditions table. Output levels are driven to a minimum logic-high level of 2.4 V and to a maximum logic-low level of 0.4 V.

Figure 6-5 shows output levels.




Figure 6-5. Output Levels

Output transition times are specified as follows:

- For a *high-to-low transition*, the level at which the output is said to be no longer high is below 80% of the total voltage range and lower and the level at which the output is said to be low is 20% of the total voltage range and lower.
- For a *low-to-high transition*, the level at which the output is said to be no longer low is 20% of the total voltage range and higher and the level at which the output is said to be high is 80% of the total voltage range and higher.

Figure 6-6 shows the input levels.




Figure 6-6. Input Levels

Input transition times are specified as follows:

- For a *high-to-low transition* on an input signal, the level at which the input is said to be no longer high is 90% of the total voltage range and lower and the level at which the input is said to be low is 10% of the total voltage range and lower.
- For a *low-to-high transition* on an input signal, the level at which the input is said to be no longer low is 10% of the total voltage range and higher and the level at which the input is said to be high is 90% of the total voltage range and higher.

NOTE

See the individual timing diagrams for levels used for testing timing parameters.

6.9 Timing Parameter Symbolology

Timing parameter symbols used are created in accordance with JEDEC Standard 100. To shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows:

Lowercase subscripts and their meanings:

a	access time
c	cycle time (period)
d	delay time
f	fall time
h	hold time
r	rise time
su	setup time
t	transition time
v	valid time
w	pulse duration (width)

Letters and symbols and their meanings:

H	High
L	Low
V	Valid
X	Unknown, changing, or don't care level
Z	High impedance


6.10 General Notes on Timing Parameters

All output signals from the 28x devices (including XCLKOUT) are derived from an internal clock such that all output transitions for a given half-cycle occur with a minimum of skewing relative to each other.

The signal combinations shown in the following timing diagrams may not necessarily represent actual cycles. For actual cycle examples, see the appropriate cycle description section of this document.

6.11 Test Load Circuit

This test load circuit is used to measure all switching characteristics provided in this document.



NOTE: The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account. A transmission line with a delay of 2 ns or longer can be used to produce the desired transmission line effect. The transmission line is intended as a load only. It is not necessary to add or subtract the transmission line delay (2 ns or longer) from the data sheet timing.

Input requirements in this data sheet are tested with an input slew rate of < 4 Volts per nanosecond (4 V/ns) at the device pin.

Figure 6-7. 3.3-V Test Load Circuit

6.12 Device Clock Table

This section provides the timing requirements and switching characteristics for the various clock options available on the F2812 DSP. [Table 6-3](#) lists the cycle times of various clocks.

Table 6-3. Clock Table and Nomenclature

		MIN	NOM	MAX	UNIT
On-chip oscillator clock	$t_{c(OSC)}$, Cycle time	28.6		50	ns
	Frequency	20		35	MHz
XCLKIN	$t_{c(CI)}$, Cycle time	6.67		250	ns
	Frequency	4		150	MHz
SYSCLKOUT	$t_{c(SCO)}$, Cycle time	6.67		500	ns
	Frequency	2		150	MHz
XCLKOUT	$t_{c(XCO)}$, Cycle time	6.67		2000	ns
	Frequency	0.5		150	MHz
HSPCLK	$t_{c(HCO)}$, Cycle time	6.67	13.3 ⁽¹⁾		ns
	Frequency		75 ⁽¹⁾	150	MHz
LSPCLK	$t_{c(LCO)}$, Cycle time	13.3	26.6 ⁽¹⁾		ns
	Frequency		37.5 ⁽¹⁾	75	MHz
ADC clock	$t_{c(ADCCLK)}$, Cycle time ⁽²⁾	40			ns
	Frequency			25	MHz
SPI clock	$t_{c(SPC)}$, Cycle time	50			ns
	Frequency			20	MHz
McBSP	$t_{c(CKG)}$, Cycle time	50			ns
	Frequency			20	MHz
XTIMCLK	$t_{c(XTIM)}$, Cycle time	6.67			ns
	Frequency			150	MHz

(1) This is the default reset value if SYSCLKOUT = 150 MHz.

(2) The maximum value for ADCCLK frequency is 25 MHz. For SYSCLKOUT values of 25 MHz or lower, ADCCLK has to be SYSCLKOUT/2 or lower. ADCCLK = SYSCLKOUT is not a valid mode for any value of SYSCLKOUT.

6.13 Clock Requirements and Characteristics

6.13.1 Input Clock Requirements

The clock provided at the XCLKIN pin generates the internal CPU clock cycle.

Table 6-4. Input Clock Frequency⁽¹⁾

PARAMETER		MIN	TYP	MAX	UNIT
f_x Input clock frequency	Resonator ⁽²⁾	20		35	MHz
	Crystal ⁽²⁾	20		35	
	XCLKIN	4		150	
f_l Limp mode clock frequency				2	MHz

(1) Not production tested.

(2) Not guaranteed for $T_A > 125^\circ\text{C}$.

Table 6-5. XCLKIN Timing Requirements – PLL Bypassed or Enabled⁽¹⁾

NO.			MIN	MAX	UNIT
C8	$t_{c(CI)}$	Cycle time, XCLKIN	6.67	250	ns
C9	$t_{f(CI)}$	Fall time, XCLKIN	Up to 30 MHz	6	ns
			30 MHz to 150 MHz	2	
C10	$t_{r(CI)}$	Rise time, XCLKIN	Up to 30 MHz	6	ns
			30 MHz to 150 MHz	2	
C11	$t_{w(CIL)}$	Pulse duration, X1/XCLKIN low as a percentage of $t_{c(CI)}$	40	60	%
C12	$t_{w(CIH)}$	Pulse duration, X1/XCLKIN high as a percentage of $t_{c(CI)}$	40	60	%

(1) Not production tested.

Table 6-6. XCLKIN Timing Requirements – PLL Disabled⁽¹⁾

NO.			MIN	MAX	UNIT
C8	$t_{c(CI)}$	Cycle time, XCLKIN	6.67	250	ns
C9	$t_{f(CI)}$	Fall time, XCLKIN	Up to 30 MHz	6	ns
			30 MHz to 150 MHz	2	
C10	$t_{r(CI)}$	Rise time, XCLKIN	Up to 30 MHz	6	ns
			30 MHz to 150 MHz	2	
C11	$t_{w(CIL)}$	Pulse duration, X1/XCLKIN low as a percentage of $t_{c(CI)}$	XCLKIN \leq 120 MHz	40	%
			120 < XCLKIN \leq 150 MHz	45	
C12	$t_{w(CIH)}$	Pulse duration, X1/XCLKIN high as a percentage of $t_{c(CI)}$	XCLKIN \leq 120 MHz	40	%
			120 < XCLKIN \leq 150 MHz	45	

(1) Not production tested.

Table 6-7. Possible PLL Configuration Modes⁽¹⁾

PLL MODE	REMARKS	SYSCLKOUT
PLL Disabled	Invoked by tying $\overline{\text{XPLLDIS}}$ pin low upon reset. PLL block is completely disabled. Clock input to the CPU (CLKIN) is directly derived from the clock signal present at the X1/XCLKIN pin.	XCLKIN
PLL Bypassed	Default PLL configuration upon power-up, if PLL is not disabled. The PLL itself is bypassed. However, the /2 module in the PLL block divides the clock input at the X1/XCLKIN pin by two before feeding it to the CPU.	XCLKIN/2
PLL Enabled	Achieved by writing a non-zero value n into PLLCR register. The /2 module in the PLL block now divides the output of the PLL by two before feeding it to the CPU.	$(\text{XCLKIN} \times n)/2$

(1) Not production tested.

6.13.2 Output Clock Characteristics

Table 6-8. XCLKOUT Switching Characteristics (PLL Bypassed or Enabled)^{(1) (2)}

NO.	PARAMETER	MIN	TYP	MAX	UNIT
C1	$t_{c(XCO)}$	6.67 ⁽³⁾			ns
C3 ⁽⁴⁾	$t_{f(XCO)}$		2		ns
C4 ⁽⁴⁾	$t_{r(XCO)}$		2		ns
C5 ⁽⁴⁾	$t_{w(XCOL)}$	H–2		H+2	ns
C6 ⁽⁴⁾	$t_{w(XCOH)}$	H–2		H+2	ns
C7 ⁽⁴⁾	t_p	131 072 $t_{c(CI)}$			ns

(1) A load of 40 pF is assumed for these parameters.

(2) $H = 0.5t_{c(XCO)}$

(3) The PLL must be used for maximum frequency operation.

(4) Not production tested.

(5) This parameter has changed from 4096 XCLKIN cycles in the earlier revisions of the silicon.




Figure 6-8. Clock Timing

6.14 Reset Timing

Table 6-9. Reset ($\overline{\text{XRS}}$) Timing Requirements^{(1) (2)}


		MIN	NOM	MAX	UNIT
$t_{w(RSL1)}$	Pulse duration, stable XCLKIN to $\overline{\text{XRS}}$ high	$8t_{c(CI)}$			cycles
$t_{w(RSL2)}$	Pulse duration, $\overline{\text{XRS}}$ low	$8t_{c(CI)}$			cycles
	WD-initiated reset		$512t_{c(CI)}$		
$t_{w(WDRS)}$	Pulse duration, reset pulse generated by watchdog		$512t_{c(CI)}$		cycles
$t_{d(EX)}$	Delay time, address/data valid after $\overline{\text{XRS}}$ high		$32t_{c(CI)}$		cycles
$t_{OSCST}^{(3)}$	Oscillator start-up time	1	10		ms
$t_{su(XPLDIS)}$	Setup time for $\overline{\text{XPLDIS}}$ pin	$16t_{c(CI)}$			cycles
$t_{h(XPLDIS)}$	Hold time for $\overline{\text{XPLDIS}}$ pin	$16t_{c(CI)}$			cycles
$t_{h(XMP/MC)}$	Hold time for XMP/ $\overline{\text{MC}}$ pin	$16t_{c(CI)}$			cycles
$t_{h(\text{boot-mode})}$	Hold time for boot-mode pins	$2520t_{c(CI)}$		⁽⁴⁾	cycles

(1) If external oscillator/clock source is used, reset time has to be low at least for 1 ms after V_{DD} reaches 1.5 V.

(2) Not production tested.


(3) Dependent on crystal/resonator and board design.

(4) The boot ROM reads the password locations. Therefore, this timing requirement includes the wakeup time for flash. See the *TMS320x281x Boot ROM Reference Guide* ([SPRU095](#)) and *TMS320x281x System Control and Interrupts Reference Guide* ([SPRU078](#)) for further information.




- NOTES: A. The state of the GPIO pins is undefined (i.e., they could be input or output) until the 1.8-V (or 1.9-V) supply reaches at least 1 V and 3.3-V supply reaches 2.5 V.
- B. $V_{DDAn} - V_{DDA1}/V_{DDA2}$ and $AV_{DDREFBG}$
- C. Upon power up, SYSCLKOUT is XCLKIN/2 if the PLL is enabled. Since both the XTIMCLK and CLKMODE bits in the XINTCNF2 register come up with a reset state of 1, SYSCLKOUT is further divided by 4 before it appears at XCLKOUT. This explains why $XCLKOUT = XCLKIN/8$ during this phase.
- D. After reset, the Boot ROM code executes instructions for 1260 SYSCLKOUT cycles ($SYSCLKOUT = XCLKIN/2$) and then samples BOOT Mode pins. Based on the status of the Boot Mode pin, the boot code branches to destination memory or boot code function in ROM. The BOOT Mode pins should be held high/low for at least 2520 XCLKIN cycles from boot ROM execution time for proper selection of Boot modes.
- If Boot ROM code executes after power-on conditions (in debugger environment), the Boot code execution time is based on the current SYSCLKOUT speed. The SYSCLKOUT is based on user environment and could be with or without PLL enabled.

Figure 6-9. Power-on Reset in Microcomputer Mode (XMP/MC = 0) (See Note A)



- NOTES:
- Upon power up, $SYSCLOCKOUT$ is $XCLKIN/2$ if the PLL is enabled. Since both the $XTIMCLK$ and $CLKMODE$ bits in the $XINTCNF2$ register come up with a reset state of 1, $SYSCLOCKOUT$ is further divided by 4 before it appears at $XCLKOUT$. This explains why $XCLKOUT = XCLKIN/8$ during this phase.
 - The state of the GPIO pins is undefined (i.e., they could be input or output) until the 1.8-V (or 1.9-V) supply reaches at least 1 V and 3.3-V supply reaches 2.5 V..

Figure 6-10. Power-on Reset in Microprocessor Mode ($XMP/\overline{MC} = 1$)



- A. After reset, the Boot ROM code executes instructions for 1260 SYSCLKOUT cycles ($\text{SYSCLKOUT} = \text{XCLKIN}/2$) and then samples BOOT Mode pins. Based on the status of the Boot Mode pin, the boot code branches to destination memory or boot code function in ROM. The BOOT Mode pins should be held high/low for at least 2520 XCLKIN cycles from boot ROM execution time for proper selection of Boot modes. If Boot ROM code executes after power-on conditions (in debugger environment), the Boot code execution time is based on the current SYSCLKOUT speed. The SYSCLKOUT is based on user environment and could be with or without PLL enabled.

Figure 6-11. Warm Reset in Microcomputer Mode




Figure 6-12. Effect of Writing Into PLLCR Register

6.15 Low-Power Mode Wakeup Timing

Table 6-10 is also the IDLE Mode Wake-Up Timing Requirements table.


Table 6-10. IDLE Mode Switching Characteristics⁽¹⁾

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{w(WAKE-INT)}$	Pulse duration, external wake-up signal	Without input qualifier	$2 \times t_{c(SCO)}$			Cycles
		With input qualifier	$1 \times t_{c(SCO)} + IQT^{(2)}$			Cycles
$t_{d(WAKE-IDLE)}$	Delay time, external wake signal to program execution resume ⁽³⁾					
	–Wake-up from Flash –Flash module in active state	Without input qualifier	$8 \times t_{c(SCO)}$			Cycles
	–Wake-up from Flash –Flash module in active state	With input qualifier	$8 \times t_{c(SCO)} + IQT^{(2)}$			Cycles
	–Wake-up from Flash –Flash module in sleep state	Without input qualifier	$1050 \times t_{c(SCO)}$			Cycles
	–Wake-up from Flash –Flash module in sleep state	With input qualifier	$1050 \times t_{c(SCO)} + IQT^{(2)}$			Cycles
	–Wake-up from SARAM	Without input qualifier	$8 \times t_{c(SCO)}$			Cycles
	–Wake-up from SARAM	With input qualifier	$8 \times t_{c(SCO)} + IQT^{(2)}$			Cycles

(1) Not production tested.

(2) Input Qualification Time (IQT) = $[5 \times QUALPRD \times 2] \times t_{c(SCO)}$

(3) This is the time taken to begin execution of the instruction that immediately follows the IDLE instruction. Execution of an ISR (triggered by the wake-up) signal involves additional latency.



A. XCLKOUT = SYSCLKOUT

B. WAKE INT can be any enabled interrupt, \overline{WDINT} , \overline{XNMI} , or \overline{XRS} .

Figure 6-13. IDLE Entry and Exit Timing

Table 6-11 is also the STANDBY Mode Wake-Up Timing Requirements table.


Table 6-11. STANDBY Mode Switching Characteristics⁽¹⁾

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{d(\text{IDLE-XCOH})}$	Delay time, IDLE instruction executed to XCLKOUT high		$32 \times t_{c(\text{SCO})}$	$12 \times t_{c(\text{CI})}$		Cycles
$t_{w(\text{WAKE-INT})}$	Pulse duration, external wake-up signal	Without input qualifier	$12 \times t_{c(\text{CI})}$			Cycles
		With input qualifier	$(2 + \text{QUALSTDBY})^{(2)} \times t_{c(\text{CI})}$			Cycles
$t_{d(\text{WAKE-STBY})}$	Delay time, external wake signal to program execution resume ⁽³⁾					
	–Wake-up from Flash –Flash module in active state	Without input qualifier	$12 \times t_{c(\text{CI})}$			Cycles
	–Wake-up from Flash –Flash module in active state	With input qualifier	$12 \times t_{c(\text{CI})} + t_{w(\text{WAKE-INT})}$			Cycles
	–Wake-up from Flash –Flash module in sleep state	Without input qualifier	$1125 \times t_{c(\text{SCO})}$			Cycles
	–Wake-up from Flash –Flash module in sleep state	With input qualifier	$1125 \times t_{c(\text{SCO})} + t_{w(\text{WAKE-INT})}$			Cycles
	–Wake-up from SARAM	Without input qualifier	$12 \times t_{c(\text{CI})}$			Cycles
	–Wake-up from SARAM	With input qualifier	$12 \times t_{c(\text{CI})} + t_{w(\text{WAKE-INT})}$			Cycles

(1) Not production tested.

(2) QUALSTDBY is a 6-bit field in the LPMCR0 register.

(3) This is the time taken to begin execution of the instruction that immediately follows the IDLE instruction. Execution of an ISR (triggered by the wake-up) signal involves additional latency.




- NOTES:
- A. IDLE instruction is executed to put the device into STANDBY mode.
 - B. The PLL block responds to the STANDBY signal. SYSCLKOUT is held for approximately 32 cycles before being turned off. This 32-cycle delay enables the CPU pipe and any other pending operations to flush properly.
 - C. The device is now in STANDBY mode.
 - D. The external wake-up signal is driven active (negative edge triggered shown as an example).
 - E. After a latency period, the STANDBY mode is exited.
 - F. Normal operation resumes. The device responds to the interrupt (if enabled).

Figure 6-14. STANDBY Entry and Exit Timing

Table 6-12. HALT Mode Switching Characteristics⁽¹⁾

PARAMETER		MIN	TYP	MAX	UNIT
$t_{d(IDLE-XCOH)}$	Delay time, IDLE instruction executed to XCLKOUT high	$32 \times t_{c(SCO)}$	$45 \times t_{c(SCO)}$		Cycles
$t_{w(WAKE-XNMI)}$	Pulse duration, XNMI wakeup signal	$2 \times t_{c(CI)}$			Cycles
$t_{w(WAKE-XRS)}$	Pulse duration, \overline{XRS} wakeup signal	$8 \times t_{c(CI)}$			Cycles
t_p	PLL lock-up time			$131\,072 \times t_{c(CI)}$	Cycles
$t_{d(wake)}$	Delay time, PLL lock to program execution resume				
	–Wake-up from flash –Flash module in sleep state	$1125 \times t_{c(SCO)}$			Cycles
	–Wake-up from SARAM	$35 \times t_{c(SCO)}$			Cycles

(1) Not production tested.



† XCLKOUT = SYSCLKOUT

NOTES: A. IDLE instruction is executed to put the device into HALT mode.

B. The PLL block responds to the HALT signal. SYSCLKOUT is held for another 32 cycles before the oscillator is turned off and the CLKIN to the core is stopped. This 32-cycle delay enables the CPU pipe and any other pending operations to flush properly.

C. Clocks to the device are turned off and the internal oscillator and PLL are shut down. The device is now in HALT mode and consumes absolute minimum power.

D. When XNMI is driven active (negative edge triggered shown as an example), the oscillator is turned on; but the PLL is not activated.

E. When XNMI is deactivated, it initiates the PLL lock sequence, which takes 131,072 X1/XCLKIN cycles.

F. When CLKIN to the core is enabled, the device responds to the interrupt (if enabled), after a latency. The HALT mode is now exited.

G. Normal operation resumes.

A. IDLE instruction is executed to put the device into HALT mode.

B. The PLL block responds to the HALT signal. SYSCLKOUT is held for another 32 cycles before the oscillator is turned off and the CLKIN to the core is stopped. This 32-cycle delay enables the CPU pipe and any other pending operations to flush properly.

C. Clocks to the device are shut down and the internal oscillator and PLL are shut down. The device is now in HALT mode and consumes absolute minimum power.

D. When XNMI is driven active (negative edge triggered shown, as an example), the oscillator is turned on; but the PLL is not activated.

E. When XNMI is deactivated, it initiates the PLL lock sequence, which takes 131,072 X1/XCLKIN cycles.

F. When CLKIN to the core is enabled, the device responds to the interrupt (if enabled), after a latency. The HALT mode is now exited.

G. Normal operation resumes.

H. XCLKOUT = SYSCLKOUT

Figure 6-15. HALT Wakeup Using XNMI

6.16 Event Manager Interface

6.16.1 PWM Timing

PWM refers to all PWM outputs on EVA and EVB.

Table 6-13. PWM Switching Characteristics^{(1) (2)}

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
$t_{w(PWM)}$ ^{(3) (4)}	Pulse duration, PWMx output high/low		25		ns
$t_{d(PWM)XCO}$	Delay time, XCLKOUT high to PWMx output switching	XCLKOUT = SYSCLKOUT/4		10	ns

- (1) See the GPIO output timing for fall/rise times for PWM pins.
(2) PWM pin toggling frequency is limited by the GPIO output buffer switching frequency (20 MHz).
(3) PWM outputs may be 100%, 0%, or increments of $t_{c(HCO)}$ with respect to the PWM period.
(4) Not production tested.

Table 6-14. Timer and Capture Unit Timing Requirements^{(1) (2) (3)}

		MIN	MAX	UNIT
$t_{w(TDIR)}$	Pulse duration, TDIRx low/high	Without input qualifier	$2 \times t_{c(SCO)}$	cycles
		With input qualifier	$1 \times t_{c(SCO)} + IQT^{(4)}$	
$t_{w(CAP)}$	Pulse duration, CAPx input low/high	Without input qualifier	$2 \times t_{c(SCO)}$	cycles
		With input qualifier	$1 \times t_{c(SCO)} + IQT^{(4)}$	
$t_{w(TCLKINL)}$	Pulse duration, TCLKINx low as a percentage of TCLKINx cycle time	40	60	%
$t_{w(TCLKINH)}$	Pulse duration, TCLKINx high as a percentage of TCLKINx cycle time	40	60	%
$t_{c(TCLKIN)}$	Cycle time, TCLKINx	$4 \times t_{c(HCO)}$		ns

- (1) The QUALPRD bit field value can range from 0 (no qualification) through 0xFF (510 SYSCLKOUT cycles). The qualification sampling period is $2n$ SYSCLKOUT cycles, where n is the value stored in the QUALPRD bit field. As an example, when QUALPRD = 1, the qualification sampling period is $1 \times 2 = 2$ SYSCLKOUT cycles (i.e., the input is sampled every 2 SYSCLKOUT cycles). Six such samples are taken over five sampling windows, each window being $2n$ SYSCLKOUT cycles. For QUALPRD = 1, the minimum width that is needed is $5 \times 2 = 10$ SYSCLKOUT cycles. However, since the external signal is driven asynchronously, a 11-SYSCLKOUT-wide pulse ensures reliable recognition.
(2) Maximum input frequency to the QEP = $\min[HSPCLK/2, 20 \text{ MHz}]$
(3) Not production tested.
(4) Input Qualification Time (IQT) = $[5 \times \text{QUALPRD} \times 2] \times t_{c(SCO)}$



**Figure 6-16. PWM Output Timing****Figure 6-17. TDIRx Timing**

Table 6-15. External ADC Start-of-Conversion – EVA – Switching Characteristics^{(1) (2)}

PARAMETER	MIN	MAX	UNIT
$t_{d(XCOH-EVASOCL)}$ Delay time, XCLKOUT high to \overline{EVASOC} low		$1 \times t_{c(SCO)}$	cycle
$t_w(EVASOCL)$ Pulse duration, \overline{EVASOC} low	$32 \times t_{c(HCO)}$		ns

(1) XCLKOUT = SYSCLKOUT

(2) Not production tested.




Figure 6-18. \overline{EVASOC} Timing

Table 6-16. External ADC Start-of-Conversion – EVB – Switching Characteristics^{(1) (2)}

PARAMETER	MIN	MAX	UNIT
$t_{d(XCOH-EVBSOCL)}$ Delay time, XCLKOUT high to \overline{EVBSOC} low		$1 \times t_{c(SCO)}$	cycle
$t_w(EVBSOCL)$ Pulse duration, \overline{EVBSOC} low	$32 \times t_{c(HCO)}$		ns

(1) XCLKOUT = SYSCLKOUT

(2) Not production tested.




Figure 6-19. \overline{EVBSOC} Timing

6.16.2 Interrupt Timing

Table 6-17. Interrupt Switching Characteristics

PARAMETER	MIN	MAX	UNIT
$t_{d(PDP-PWM)HZ}$ Delay time, $\overline{PDPINTx}$ low to PWM high-impedance state	Without input qualifier	12	ns
	With input qualifier	$1 \times t_{c(SCO)} + IQT + 12^{(1)}$	
$t_{d(TRIP-PWM)HZ}^{(2)}$ Delay time, $\overline{CxTRIP}/\overline{TxCTRIP}$ signals low to PWM high-impedance state	Without input qualifier	$3 \times t_{c(SCO)}$	ns
	With input qualifier	$[2 \times t_{c(SCO)}] + IQT^{(1)}$	
$t_{d(INT)}^{(2)}$ Delay time, INT low/high to interrupt-vector fetch		$t_{qual} + 12t_{c(XCO)}$	ns


(1) Input Qualification Time (IQT) = $[5 \times QUALPRD \times 2] \times t_{c(SCO)}$

(2) Not production tested.

Table 6-18. Interrupt Timing Requirements

			MIN	MAX	UNIT
$t_{w(INT)}^{(1)}$	Pulse duration, INT input low/high	with no qualifier	$2 \times t_{c(SCO)}$		cycles
		with qualifier	$1 \times t_{c(SCO)} + IQT^{(2)}$		
$t_{w(PDP)}$	Pulse duration, $\overline{PDPINTx}$ input low	with no qualifier	$2 \times t_{c(SCO)}$		cycles
		with qualifier	$1 \times t_{c(SCO)} + IQT^{(2)}$		
$t_{w(CxTRIP)}^{(1)}$	Pulse duration, \overline{CxTRIP} input low	with no qualifier	$2 \times t_{c(SCO)}$		cycles
		with qualifier	$1 \times t_{c(SCO)} + IQT^{(2)}$		
$t_{w(TxCTRIp)}^{(1)}$	Pulse duration, $\overline{TxCTRIp}$ input low	with no qualifier	$2 \times t_{c(SCO)}$		cycles
		with qualifier	$1 \times t_{c(SCO)} + IQT^{(2)}$		

(1) Not production tested.

(2) Input Qualification Time (IQT) = $[5 \times QUALPRD \times 2] \times t_{c(SCO)}$ 

A. XCLKOUT = SYSCLKOUT

B. $\overline{TxCTRIp} - \overline{T1CTRIp}, \overline{T2CTRIp}, \overline{T3CTRIp}, \overline{T4CTRIp}, \overline{CxTRIP} - \overline{C1TRIP}, \overline{C2TRIP}, \overline{C3TRIP}, \overline{C4TRIP}, \overline{C5TRIP}$, or $\overline{C6TRIP}$. $\overline{PDPINTx} - \overline{PDPINTA}$ or $\overline{PDPINTB}$

C. PWM refers to all the PWM pins in the device (i.e., PWMn and TnPWM pins or PWM pin pair relevant to each CxTRIP pin). The state of the PWM pins after PDPINTx is taken high depends on the state of the FCOMPOE bit.

Figure 6-20. External Interrupt Timing

6.17 General-Purpose Input/Output (GPIO) – Output Timing

Table 6-19. General-Purpose Output Switching Characteristics

PARAMETER			MIN	MAX	UNIT
$t_d(XCOH-GPO)$	Delay time, XCLKOUT high to GPIO low/high	All GPIOs		$1 \times t_{c(SCO)}$	cycle
$t_r(GPO)^{(1)}$	Rise time, GPIO switching low to high	All GPIOs		10	ns
$t_f(GPO)^{(1)}$	Fall time, GPIO switching high to low	All GPIOs		10	ns
$f_{GPO}^{(1)}$	Toggling frequency, GPO pins			20	MHz

(1) Not production tested.





Figure 6-21. General-Purpose Output Timing

6.18 General-Purpose Input/Output (GPIO) – Input Timing



- NOTES: A. This glitch is ignored by the input qualifier. The QUALPRD bit field specifies the qualification sampling period. It can vary from 00 to 0xFF. Input qualification is not applicable when QUALPRD = 00. For any other value n, the qualification sampling period in 2n SYSCLKOUT cycles (i.e., at every 2n SYSCLKOUT cycle, the GPIO pin is sampled). Six consecutive samples must be of the same value for a given input to be recognized.
- B. For the qualifier to detect the change, the input should be stable for 10 SYSCLKOUT cycles or greater. In other words, the inputs should be stable for (5 x QUALPRD x 2) SYSCLKOUT cycles. This would ensure six sampling windows for detection to occur. Since external signals are driven asynchronously, an 11-SYSCLKOUT-wide pulse ensures reliable recognition.


Figure 6-22. GPIO Input Qualifier – Example Diagram for QUALPRD = 1

Table 6-20. General-Purpose Input Timing Requirements⁽¹⁾

			MIN	MAX	UNIT
$t_{w(GPI)}$	Pulse duration, GPIO low/high	All GPIOs	With no qualifier	$2 \times t_{c(SCO)}$	cycles
			With qualifier	$1 \times t_{c(SCO)} + IQT^{(2)}$	

(1) Not production tested.

(2) Input Qualification Time (IQT) = $[5 \times QUALPRD \times 2] \times t_{c(SCO)}$

**Figure 6-23. General-Purpose Input Timing****NOTE**

The pulse width requirement for general-purpose input is applicable for the $\overline{\text{XBIO}}$ and ADCSOC pins as well.

6.19 SPI Master Mode Timing**Table 6-21. SPI Master Mode External Timing (Clock Phase = 0)⁽¹⁾ ⁽²⁾ ⁽³⁾**

NO.			SPI WHEN (SPIBRR + 1) IS EVEN OR SPIBRR = 0 OR 2		SPI WHEN (SPIBRR + 1) IS ODD AND SPIBRR > 3		UNIT
			MIN	MAX	MIN	MAX	
1	$t_{c(\text{SPC})\text{M}}$	Cycle time, SPICLK	$4t_{c(\text{LCO})}$	$128t_{c(\text{LCO})}$	$5t_{c(\text{LCO})}$	$127t_{c(\text{LCO})}$	ns
2 ⁽⁴⁾	$t_{w(\text{SPCH})\text{M}}$	Pulse duration, SPICLK high (clock polarity = 0)	$0.5t_{c(\text{SPC})\text{M}} - 10$	$0.5t_{c(\text{SPC})\text{M}}$	$0.5t_{c(\text{SPC})\text{M}} - 0.5t_{c(\text{LCO})} - 10$	$0.5t_{c(\text{SPC})\text{M}} - 0.5t_{c(\text{LCO})}$	ns
	$t_{w(\text{SPCL})\text{M}}$	Pulse duration, SPICLK low (clock polarity = 1)	$0.5t_{c(\text{SPC})\text{M}} - 10$	$0.5t_{c(\text{SPC})\text{M}}$	$0.5t_{c(\text{SPC})\text{M}} - 0.5t_{c(\text{LCO})} - 10$	$0.5t_{c(\text{SPC})\text{M}} - 0.5t_{c(\text{LCO})}$	
3 ⁽⁴⁾	$t_{w(\text{SPCL})\text{M}}$	Pulse duration, SPICLK low (clock polarity = 0)	$0.5t_{c(\text{SPC})\text{M}} - 10$	$0.5t_{c(\text{SPC})\text{M}}$	$0.5t_{c(\text{SPC})\text{M}} + 0.5t_{c(\text{LCO})} - 10$	$0.5t_{c(\text{SPC})\text{M}} + 0.5t_{c(\text{LCO})}$	ns
	$t_{w(\text{SPCH})\text{M}}$	Pulse duration, SPICLK high (clock polarity = 1)	$0.5t_{c(\text{SPC})\text{M}} - 10$	$0.5t_{c(\text{SPC})\text{M}}$	$0.5t_{c(\text{SPC})\text{M}} + 0.5t_{c(\text{LCO})} - 10$	$0.5t_{c(\text{SPC})\text{M}} + 0.5t_{c(\text{LCO})}$	
4 ⁽⁴⁾	$t_{d(\text{SPCH-SIMO})\text{M}}$	Delay time, SPICLK high to SPISIMO valid (clock polarity = 0)	-10	10	-10	10	ns
	$t_{d(\text{SPCL-SIMO})\text{M}}$	Delay time, SPICLK low to SPISIMO valid (clock polarity = 1)	-10	10	-10	10	
5 ⁽⁴⁾	$t_{v(\text{SPCL-SIMO})\text{M}}$	Valid time, SPISIMO data valid after SPICLK low (clock polarity = 0)	$0.5t_{c(\text{SPC})\text{M}} - 10$		$0.5t_{c(\text{SPC})\text{M}} + 0.5t_{c(\text{LCO})} - 10$		ns
	$t_{v(\text{SPCH-SIMO})\text{M}}$	Valid time, SPISIMO data valid after SPICLK high (clock polarity = 1)	$0.5t_{c(\text{SPC})\text{M}} - 10$		$0.5t_{c(\text{SPC})\text{M}} + 0.5t_{c(\text{LCO})} - 10$		
8 ⁽⁴⁾	$t_{su(\text{SOMI-SPCL})\text{M}}$	Setup time, SPISOMI before SPICLK low (clock polarity = 0)	0		0		ns
	$t_{su(\text{SOMI-SPCH})\text{M}}$	Setup time, SPISOMI before SPICLK high (clock polarity = 1)	0		0		
9 ⁽⁴⁾	$t_{v(\text{SPCL-SOMI})\text{M}}$	Valid time, SPISOMI data valid after SPICLK low (clock polarity = 0)	$0.25t_{c(\text{SPC})\text{M}} - 10$		$0.5t_{c(\text{SPC})\text{M}} - 0.5t_{c(\text{LCO})} - 10$		ns
	$t_{v(\text{SPCH-SOMI})\text{M}}$	Valid time, SPISOMI data valid after SPICLK high (clock polarity = 1)	$0.25t_{c(\text{SPC})\text{M}} - 10$		$0.5t_{c(\text{SPC})\text{M}} - 0.5t_{c(\text{LCO})} - 10$		

(1) The MASTER/SLAVE bit (SPICTL.2) is set and the CLOCK PHASE bit (SPICTL.3) is cleared.


(2) $t_{c(\text{SPC})} = \text{SPI clock cycle time} = \frac{\text{LSPCLK}}{4}$ or $\frac{\text{LSPCLK}}{(\text{SPIBRR} + 1)} = t_{c(\text{LCO})} = \text{LSPCLK cycle time}$

(3) Not production tested.

(4) The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).

NOTE

Internal clock prescalers must be adjusted such that the SPI clock speed is not greater than the I/O buffer speed limit (20 MHz).



- A. In the master mode, $\overline{\text{SPISTE}}$ goes active $0.5t_{\text{c}}(\text{SPC})$ before valid SPI clock edge. On the trailing end of the word, the $\overline{\text{SPISTE}}$ will go inactive $0.5t_{\text{c}}(\text{SPC})$ after the receiving edge (SPICLK) of the last data bit.

Figure 6-24. SPI Master Mode External Timing (Clock Phase = 0)

Table 6-22. SPI Master Mode External Timing (Clock Phase = 1)⁽¹⁾ (2) (3)

NO.			SPI WHEN (SPIBRR + 1) IS EVEN OR SPIBRR = 0 OR 2		SPI WHEN (SPIBRR + 1) IS ODD AND SPIBRR > 3		UNIT
			MIN	MAX	MIN	MAX	
1	$t_{c(SPC)M}$	Cycle time, SPICLK	$4t_{c(LCO)}$	$128t_{c(LCO)}$	$5t_{c(LCO)}$	$127t_{c(LCO)}$	ns
2 ⁽⁴⁾	$t_{W(SPCH)M}$	Pulse duration, SPICLK high (clock polarity = 0)	$0.5t_{c(SPC)M} - 10$	$0.5t_{c(SPC)M}$	$0.5t_{c(SPC)M} - 0.5t_{c(LCO)} - 10$	$0.5t_{c(SPC)M} - 0.5t_{c(LCO)}$	ns
	$t_{W(SPCL)M}$	Pulse duration, SPICLK low (clock polarity = 1)	$0.5t_{c(SPC)M} - 10$	$0.5t_{c(SPC)M}$	$0.5t_{c(SPC)M} - 0.5t_{c(LCO)} - 10$	$0.5t_{c(SPC)M} - 0.5t_{c(LCO)}$	
3 ⁽⁴⁾	$t_{W(SPCL)M}$	Pulse duration, SPICLK low (clock polarity = 0)	$0.5t_{c(SPC)M} - 10$	$0.5t_{c(SPC)M}$	$0.5t_{c(SPC)M} + 0.5t_{c(LCO)} - 10$	$0.5t_{c(SPC)M} - 0.5t_{c(LCO)}$	ns
	$t_{W(SPCH)M}$	Pulse duration, SPICLK high (clock polarity = 1)	$0.5t_{c(SPC)M} - 10$	$0.5t_{c(SPC)M}$	$0.5t_{c(SPC)M} + 0.5t_{c(LCO)} - 10$	$0.5t_{c(SPC)M} - 0.5t_{c(LCO)}$	
6 ⁽⁴⁾	$t_{su(SIMO-SPCH)M}$	Setup time, SPISIMO data valid before SPICLK high (clock polarity = 0)	$0.5t_{c(SPC)M} - 10$		$0.5t_{c(SPC)M} - 10$		ns
	$t_{su(SIMO-SPCL)M}$	Setup time, SPISIMO data valid before SPICLK low (clock polarity = 1)	$0.5t_{c(SPC)M} - 10$		$0.5t_{c(SPC)M} - 10$		
7 ⁽⁴⁾	$t_{v(SPCH-SIMO)M}$	Valid time, SPISIMO data valid after SPICLK high (clock polarity = 0)	$0.5t_{c(SPC)M} - 10$		$0.5t_{c(SPC)M} - 10$		ns
	$t_{v(SPCL-SIMO)M}$	Valid time, SPISIMO data valid after SPICLK low (clock polarity = 1)	$0.5t_{c(SPC)M} - 10$		$0.5t_{c(SPC)M} - 10$		
10 ⁽⁴⁾	$t_{su(SOMI-SPCH)M}$	Setup time, SPISOMI before SPICLK high (clock polarity = 0)	0		0		ns
	$t_{su(SOMI-SPCL)M}$	Setup time, SPISOMI before SPICLK low (clock polarity = 1)	0		0		
11 ⁽⁴⁾	$t_{v(SPCH-SOMI)M}$	Valid time, SPISOMI data valid after SPICLK high (clock polarity = 0)	$0.25t_{c(SPC)M} - 10$		$0.5t_{c(SPC)M} - 10$		ns
	$t_{v(SPCL-SOMI)M}$	Valid time, SPISOMI data valid after SPICLK low (clock polarity = 1)	$0.25t_{c(SPC)M} - 10$		$0.5t_{c(SPC)M} - 10$		


(1) The MASTER/SLAVE bit (SPICTL.2) is set and the CLOCK PHASE bit (SPICTL.3) is set.

$$t_{c(SPC)} = \text{SPI clock cycle time} = \frac{LSPCLK}{4} \text{ or } \frac{LSPCLK}{(SPIBRR + 1)} = t_{c(LCO)} = LSPCLK \text{ cycle time}$$

(2)

(3) Not production tested..

(4) The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).



- A. In the master mode, $\overline{\text{SPISTE}}$ goes active $0.5t_{\text{c}}(\text{SPC})$ before valid SPI clock edge. On the trailing end of the word, the $\overline{\text{SPISTE}}$ will go inactive $0.5t_{\text{c}}(\text{SPC})$ after the receiving edge (SPICLK) of the last data bit.

Figure 6-25. SPI Master External Timing (Clock Phase = 1)

6.20 SPI Slave Mode Timing

Table 6-23. SPI Slave Mode External Timing (Clock Phase = 0)^{(1) (2) (3)}


NO.			MIN	MAX	UNIT
12	$t_{c(SPC)}S$	Cycle time, SPICLK	$4t_{c(LCO)}$ ⁽²⁾		ns
13 ⁽⁴⁾	$t_{w(SPCH)}S$	Pulse duration, SPICLK high (clock polarity = 0)	$0.5t_{c(SPC)}S - 10$	$0.5t_{c(SPC)}S$	ns
	$t_{w(SPCL)}S$	Pulse duration, SPICLK low (clock polarity = 1)	$0.5t_{c(SPC)}S - 10$	$0.5t_{c(SPC)}S$	
14 ⁽⁴⁾	$t_{w(SPCL)}S$	Pulse duration, SPICLK low (clock polarity = 0)	$0.5t_{c(SPC)}S - 10$	$0.5t_{c(SPC)}S$	ns
	$t_{w(SPCH)}S$	Pulse duration, SPICLK high (clock polarity = 1)	$0.5t_{c(SPC)}S - 10$	$0.5t_{c(SPC)}S$	
15 ⁽⁴⁾	$t_{d(SPCH-SOMI)}S$	Delay time, SPICLK high to SPISOMI valid (clock polarity = 0)	$0.375t_{c(SPC)}S - 10$		ns
	$t_{d(SPCL-SOMI)}S$	Delay time, SPICLK low to SPISOMI valid (clock polarity = 1)	$0.375t_{c(SPC)}S - 10$		
16 ⁽⁴⁾	$t_{v(SPCL-SOMI)}S$	Valid time, SPISOMI data valid after SPICLK low (clock polarity = 0)	$0.75t_{c(SPC)}S$		ns
	$t_{v(SPCH-SOMI)}S$	Valid time, SPISOMI data valid after SPICLK high (clock polarity = 1)	$0.75t_{c(SPC)}S$		
19 ⁽⁴⁾	$t_{su(SIMO-SPCL)}S$	Setup time, SPISIMO before SPICLK low (clock polarity = 0)	0		ns
	$t_{su(SIMO-SPCH)}S$	Setup time, SPISIMO before SPICLK high (clock polarity = 1)	0		
20 ⁽⁴⁾	$t_{v(SPCL-SIMO)}S$	Valid time, SPISIMO data valid after SPICLK low (clock polarity = 0)	$0.5t_{c(SPC)}S$		ns
	$t_{v(SPCH-SIMO)}S$	Valid time, SPISIMO data valid after SPICLK high (clock polarity = 1)	$0.5t_{c(SPC)}S$		

(1) The MASTER/SLAVE bit (SPICTL.2) is cleared and the CLOCK PHASE bit (SPICTL.3) is cleared.

(2) $t_{c(SPC)} = \text{SPI clock cycle time} = \frac{LSPCLK}{4}$ or $\frac{LSPCLK}{(SPIBRR + 1)} = t_{c(LCO)} = \text{LSPCLK cycle time}$

(3) Not production tested.

(4) The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).



- A. In the slave mode, the \overline{SPISTE} signal should be asserted low at least $0.5t_{c(SPC)}$ before the valid SPI clock edge and remain low for at least $0.5t_{c(SPC)}$ after the receiving edge (SPICLK) of the last data bit.

Figure 6-26. SPI Slave Mode External Timing (Clock Phase = 0)

Table 6-24. SPI Slave Mode External Timing (Clock Phase = 1)⁽¹⁾ ⁽²⁾ ⁽³⁾

NO.			MIN	MAX	UNIT
12	$t_{c(SPC)}S$	Cycle time, SPICLK	$8t_{c(LCO)}$		ns
13 ⁽⁴⁾	$t_{w(SPCH)}S$	Pulse duration, SPICLK high (clock polarity = 0)	$0.5t_{c(SPC)}S - 10$	$0.5t_{c(SPC)}S$	ns
	$t_{w(SPCL)}S$	Pulse duration, SPICLK low (clock polarity = 1)	$0.5t_{c(SPC)}S - 10$	$0.5t_{c(SPC)}S$	
14 ⁽⁴⁾	$t_{w(SPCL)}S$	Pulse duration, SPICLK low (clock polarity = 0)	$0.5t_{c(SPC)}S - 10$	$0.5t_{c(SPC)}S$	ns
	$t_{w(SPCH)}S$	Pulse duration, SPICLK high (clock polarity = 1)	$0.5t_{c(SPC)}S - 10$	$0.5t_{c(SPC)}S$	
17 ⁽⁴⁾	$t_{su(SOMI-SPCH)}S$	Setup time, SPISOMI before SPICLK high (clock polarity = 0)	$0.125t_{c(SPC)}S$		ns
	$t_{su(SOMI-SPCL)}S$	Setup time, SPISOMI before SPICLK low (clock polarity = 1)	$0.125t_{c(SPC)}S$		
18 ⁽⁴⁾	$t_{v(SPCH-SOMI)}S$	Valid time, SPIS OMI data valid after SPICLK high (clock polarity = 0)	$0.75t_{c(SPC)}S$		ns
	$t_{v(SPCL-SOMI)}S$	Valid time, SPISOMI data valid after SPICLK low (clock polarity = 1)	$0.75t_{c(SPC)}S$		
21 ⁽⁵⁾	$t_{su(SIMO-SPCH)}S$	Setup time, SPISIMO before SPICLK high (clock polarity = 0)	0		ns
	$t_{su(SIMO-SPCL)}S$	Setup time, SPISIMO before SPICLK low (clock polarity = 1)	0		
22 ⁽⁵⁾	$t_{v(SPCH-SIMO)}S$	Valid time, SPISIMO data valid after SPICLK high (clock polarity = 0)	$0.5t_{c(SPC)}S$		ns
	$t_{v(SPCL-SIMO)}S$	Valid time, SPISIMO data valid after SPICLK low (clock polarity = 1)	$0.5t_{c(SPC)}S$		


(1) The MASTER/SLAVE bit (SPICTL.2) is cleared and the CLOCK PHASE bit (SPICTL.3) is set.

$$t_{c(SPC)} = \text{SPI clock cycle time} = \frac{LSPCLK}{4} \text{ or } \frac{LSPCLK}{(SPIBRR + 1)} = t_{c(LCO)} = \text{LSPCLK cycle time}$$

(2) Not production tested.

(4) The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).

(5) The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).



- A. In the slave mode, the $\overline{\text{SPISTE}}$ signal should be asserted low at least $0.5t_{\text{c}}(\text{SPC})$ before the valid SPI clock edge and remain low for at least $0.5t_{\text{c}}(\text{SPC})$ after the receiving edge (SPICLK) of the last data bit.

Figure 6-27. SPI Slave Mode External Timing (Clock Phase = 1)

6.21 External Interface (XINTF) Timing

Each XINTF access consists of three parts: Lead, Active, and Trail. The user configures the Lead/Active/Trail wait states in the XTIMING registers. There is one XTIMING register for each XINTF zone. Table 6-25 shows the relationship between the parameters configured in the XTIMING register and the duration of the pulse in terms of XTIMCLK cycles.

Table 6-25. Relationship Between Parameters Configured in XTIMING and Duration of Pulse^{(1) (2) (3)}

DESCRIPTION		DURATION (ns)	
		X2TIMING = 0	X2TIMING = 1
LR	Lead period, read access	$\text{XRDLEAD} \times t_{\text{c}}(\text{XTIM})$	$(\text{XRDLEAD} \times 2) \times t_{\text{c}}(\text{XTIM})$
AR	Active period, read access	$(\text{XRDACTIVE} + \text{WS} + 1) \times t_{\text{c}}(\text{XTIM})$	$(\text{XRDACTIVE} \times 2 + \text{WS} + 1) \times t_{\text{c}}(\text{XTIM})$
TR	Trail period, read access	$\text{XRDTRAIL} \times t_{\text{c}}(\text{XTIM})$	$(\text{XRDTRAIL} \times 2) \times t_{\text{c}}(\text{XTIM})$
LW	Lead period, write access	$\text{XWRLEAD} \times t_{\text{c}}(\text{XTIM})$	$(\text{XWRLEAD} \times 2) \times t_{\text{c}}(\text{XTIM})$
AW	Active period, write access	$(\text{XWRACTIVE} + \text{WS} + 1) \times t_{\text{c}}(\text{XTIM})$	$(\text{XWRACTIVE} \times 2 + \text{WS} + 1) \times t_{\text{c}}(\text{XTIM})$
TW	Trail period, write access	$\text{XWRTRAIL} \times t_{\text{c}}(\text{XTIM})$	$(\text{XWRTRAIL} \times 2) \times t_{\text{c}}(\text{XTIM})$

(1) Not production tested.

(2) $t_{\text{c}}(\text{XTIM})$ – Cycle time, XTIMCLK

(3) WS refers to the number of wait states inserted by hardware when using XREADY. If the zone is configured to ignore XREADY ($\text{USEREADY} = 0$), then $\text{WS} = 0$.

Minimum wait state requirements must be met when configuring each zone's XTIMING register. These requirements are in addition to any timing requirements as specified by that device's data sheet. No internal device hardware is included to detect illegal settings.

- If the XREADY signal is ignored ($\text{USEREADY} = 0$), then:

1. Lead: $\text{LR} \geq t_{\text{c}}(\text{XTIM})$

$$LW \geq t_{c(XTIM)}$$

These requirements result in the following XTIMING register configuration restrictions:

Table 6-26. XTIMING Register Configuration Restrictions^{(1) (2)}

XRDLEAD	XRDACTIVE	XRDTRAIL	XWRLEAD	XWRACTIVE	XWRTRAIL	X2TIMING
≥ 1	≥ 0	≥ 0	≥ 1	≥ 0	≥ 0	0, 1

(1) Not production tested.

(2) No hardware to detect illegal XTIMING configurations

Examples of valid and invalid timing when not sampling XREADY:

Table 6-27. Valid and Invalid Timing^{(1) (2)}

	XRDLEAD	XRDACTIVE	XRDTRAIL	XWRLEAD	XWRACTIVE	XWRTRAIL	X2TIMING
Invalid	0	0	0	0	0	0	0, 1
Valid	1	0	0	1	0	0	0, 1

(1) Not production tested.

(2) No hardware to detect illegal XTIMING configurations

- If the XREADY signal is sampled in the Synchronous mode (USEREADY = 1, READYMODE = 0), then:

1. Lead: $LR \geq t_{c(XTIM)}$

$$LW \geq t_{c(XTIM)}$$

2. Active: $AR \geq 2 \times t_{c(XTIM)}$

$$AW \geq 2 \times t_{c(XTIM)}$$

NOTE

Restriction does not include external hardware wait states

These requirements result in the following XTIMING register configuration restrictions:

Table 6-28. XTIMING Register Configuration Restrictions^{(1) (2)}

XRDLEAD	XRDACTIVE	XRDTRAIL	XWRLEAD	XWRACTIVE	XWRTRAIL	X2TIMING
≥ 1	≥ 1	≥ 0	≥ 1	≥ 1	≥ 0	0, 1

(1) Not production tested.

(2) No hardware to detect illegal XTIMING configurations

Examples of valid and invalid timing when using Synchronous XREADY:

Table 6-29. Valid and Invalid Timing when using Synchronous XREADY^{(1) (2)}

	XRDLEAD	XRDACTIVE	XRDTRAIL	XWRLEAD	XWRACTIVE	XWRTRAIL	X2TIMING
Invalid	0	0	0	0	0	0	0, 1
Invalid	1	0	0	1	0	0	0, 1
Valid	1	1	0	1	1	0	0, 1

(1) Not production tested.

(2) No hardware to detect illegal XTIMING configurations

- If the XREADY signal is sampled in the Asynchronous mode (USEREADY = 1, READYMODE = 1), then:

1. Lead: $LR \geq t_{c(XTIM)}$

$$LW \geq t_{c(XTIM)}$$

2. Active: $AR \geq 2 \times t_{c(XTIM)}$
 $AW \geq 2 \times t_{c(XTIM)}$

NOTE

Restriction does not include external hardware wait states

3. Lead + Active: $LR + AR \geq 4 \times t_{c(XTIM)}$
 $LW + AW \geq 4 \times t_{c(XTIM)}$

NOTE

Restriction does not include external hardware wait states

These requirements result in the following XTIMING register configuration restrictions:

Table 6-30. XTIMING Register Configuration Restrictions^{(1) (2)}

XRDLEAD	XRDACTIVE	XRDTRAIL	XWRLEAD	XWRACTIVE	XWRTRAIL	X2TIMING
≥ 1	≥ 2	0	≥ 1	≥ 2	0	0, 1

(1) Not production tested.

(2) No hardware to detect illegal XTIMING configurations

or

Table 6-31. XTIMING Register Configuration Restrictions^{(1) (2)}

XRDLEAD	XRDACTIVE	XRDTRAIL	XWRLEAD	XWRACTIVE	XWRTRAIL	X2TIMING
≥ 2	≥ 1	0	≥ 2	≥ 1	0	0, 1

(1) Not production tested.

(2) No hardware to detect illegal XTIMING configurations

Examples of valid and invalid timing when using Asynchronous XREADY:

Table 6-32. Asynchronous XREADY^{(1) (2)}

	XRDLEAD	XRDACTIVE	XRDTRAIL	XWRLEAD	XWRACTIVE	XWRTRAIL	X2TIMING
Invalid	0	0	0	0	0	0	0, 1
Invalid	1	0	0	1	0	0	0, 1
Invalid	1	1	0	1	1	0	0
Valid	1	1	0	1	1	0	1
Valid	1	2	0	1	2	0	0, 1
Valid	2	1	0	2	1	0	0, 1

(1) Not production tested.

(2) No hardware to detect illegal XTIMING configurations

Unless otherwise specified, all XINTF timing is applicable for the clock configurations shown in [Table 6-33](#).

Table 6-33. XINTF Clock Configurations

MODE	SYSCLKOUT	XTIMCLK	XCLKOUT
1		SYSCLKOUT	SYSCLKOUT
Example:	150 MHz	150 MHz	150 MHz
2		SYSCLKOUT	1/2 SYSCLKOUT
Example:	150 MHz	150 MHz	75 MHz

Table 6-33. XINTF Clock Configurations (continued)

MODE	SYSCLKOUT	XTIMCLK	XCLKOUT
3		1/2 SYSCLKOUT	1/2 SYSCLKOUT
Example:	150 MHz	75 MHz	75 MHz
4		1/2 SYSCLKOUT	1/4 SYSCLKOUT
Example:	150 MHz	75 MHz	37.5 MHz

The relationship between SYSCLKOUT and XTIMCLK is shown in [Figure 6-28](#).




Figure 6-28. Relationship Between XTIMCLK and SYSCLKOUT

6.22 XINTF Signal Alignment to XCLKOUT

For each XINTF access, the number of lead, active, and trail cycles is based on the internal clock XTIMCLK. Strokes such as $\overline{\text{XRD}}$, $\overline{\text{XWE}}$, and zone chip-select (XZCS) change state in relationship to the rising edge of XTIMCLK. The external clock, XCLKOUT, can be configured to be either equal to or one-half the frequency of XTIMCLK.

For the case where $\text{XCLKOUT} = \text{XTIMCLK}$, all of the XINTF strobes changes state with respect to the rising edge of XCLKOUT. For the case where $\text{XCLKOUT} = \text{one-half XTIMCLK}$, some strobes change state either on the rising edge of XCLKOUT or the falling edge of XCLKOUT. In the XINTF timing tables, the notation XCOHL is used to indicate that the parameter is with respect to either case; XCLKOUT rising edge (high) or XCLKOUT falling edge (low). If the parameter is always with respect to the rising edge of XCLKOUT, the notation XCOH is used.

For the case where $\text{XCLKOUT} = \text{one-half XTIMCLK}$, the XCLKOUT edge with which the change is aligned can be determined based on the number of XTIMCLK cycles from the start of the access to the point at which the signal changes. If this number of XTIMCLK cycles is even, the alignment is with respect to the rising edge of XCLKOUT. If this number is odd, then the signal changes with respect to the falling edge of XCLKOUT. Examples include the following:

- Strokes that change at the beginning of an access always align to the rising edge of XCLKOUT. This is because all XINTF accesses begin with respect to the rising edge of XCLKOUT.

Examples: XZCSL Zone chip-select active low
 XRNWL $\text{XR}/\overline{\text{W}}$ active low

- Strokes that change at the beginning of the active period aligns to the rising edge of XCLKOUT if the total number of lead XTIMCLK cycles for the access is even. If the number of lead XTIMCLK cycles is odd, then the alignment is with respect to the falling edge of XCLKOUT.

Examples: XRD L $\overline{\text{XRD}}$ active low
 XWE L $\overline{\text{XWE}}$ active low

- Strokes that change at the beginning of the trail period aligns to the rising edge of XCLKOUT if the total number of lead + active XTIMCLK cycles (including hardware waitstates) for the access is even. If the number of lead + active XTIMCLK cycles (including hardware waitstates) is odd, then the alignment is with respect to the falling edge of XCLKOUT.

Examples: XRDH $\overline{\text{XRD}}$ inactive high
 XWEH $\overline{\text{XWE}}$ inactive high

- Strokes that change at the end of the access aligns to the rising edge of XCLKOUT if the total number of lead + active + trail XTIMCLK cycles (including hardware waitstates) is even. If the number of lead + active + trail XTIMCLK cycles (including hardware waitstates) is odd, then the alignment is with respect to the falling edge of XCLKOUT.

Examples: XZCSH Zone chip-select inactive high
 XRNWH $\text{XR}/\overline{\text{W}}$ inactive high

6.23 External Interface Read Timing

Table 6-34. External Memory Interface Read Switching Characteristics⁽¹⁾

PARAMETER	MIN	MAX	UNIT
$t_{d(XCOH-XZCSL)}$		1	ns
$t_{d(XCOHL-XZCSH)}$	–2	3	ns
$t_{d(XCOH-XA)}$		2	ns
$t_{d(XCOHL-XRDL)}$		1	ns
$t_{d(XCOHL-XRDH)}$	–2	1	ns
$t_{h(XA)XZCSH}$	(2)		ns
$t_{h(XA)XRD}$	(2)		ns

(1) Not production tested.


(2) During inactive cycles, the XINTF address bus always holds the last address put out on the bus. This includes alignment cycles.

Table 6-35. External Memory Interface Read Timing Requirements⁽¹⁾

	MIN	MAX	UNIT
$t_{a(A)}$		(LR + AR) – 14 ⁽²⁾	ns
$t_{a(XRD)}$		AR – 12 ⁽²⁾	ns
$t_{su(XD)XRD}$	12		ns
$t_{h(XD)XRD}$	0		ns

(1) Not production tested.

(2) LR = Lead period, read access. AR = Active period, read access. See Table 6-25.



- NOTES: A. All XINTF accesses (lead period) begin on the rising edge of XCLKOUT. When necessary, the device inserts an alignment cycle before an access to meet this requirement.
 B. During alignment cycles, all signals transitions to their inactive state.
 C. For USEREADY = 0, the external XREADY input signal is ignored.
 D. XA[0:18] holds the last address put on the bus during inactive cycles, including alignment cycles.

Figure 6-29. Example Read Access

XTIMING register parameters used for this example:

XRDLEAD	XRDACTIVE	XRDTRAIL	USEREADY	X2TIMING	XWRLEAD	XWRACTIVE	XWRTRAIL	READYMODE
≥ 1	≥ 0	≥ 0	0	0	N/A ⁽¹⁾	N/A ⁽¹⁾	N/A ⁽¹⁾	N/A ⁽¹⁾

(1) N/A = "Don't care" for this example

6.24 External Interface Write Timing


Table 6-36. External Memory Interface Write Switching Characteristics⁽¹⁾

PARAMETER		MIN	MAX	UNIT
$t_{d(XCOH-XZCSL)}$	Delay time, XCLKOUT high to zone chip-select active low		1	ns
$t_{d(XCOHL-XZCSH)}$	Delay time, XCLKOUT high or low to zone chip-select inactive high	-2	3	ns
$t_{d(XCOH-XA)}$	Delay time, XCLKOUT high to address valid		2	ns
$t_{d(XCOHL-XWEL)}$	Delay time, XCLKOUT high/low to \overline{XWE} low		2	ns
$t_{d(XCOHL-XWEH)}$	Delay time, XCLKOUT high/low to \overline{XWE} high		2	ns
$t_{d(XCOH-XRNWL)}$	Delay time, XCLKOUT high to $\overline{XR/W}$ low		1	ns
$t_{d(XCOHL-XRNWH)}$	Delay time, XCLKOUT high/low to $\overline{XR/W}$ high	-2	1	ns
$t_{en(XD)XWEL}$	Enable time, data bus driven from \overline{XWE} low	0		ns
$t_{d(XWEL-XD)}$	Delay time, data valid after \overline{XWE} active low		4	ns
$t_{h(XA)XZCSH}$	Hold time, address valid after zone chip-select inactive high			⁽²⁾ ns
$t_{h(XD)XWE}$	Hold time, write data valid after \overline{XWE} inactive high	$TW-2$ ⁽³⁾		ns
$t_{dis(XD)XRNW}$	Data bus disabled after $\overline{XR/W}$ inactive high	4		ns

(1) Not production tested.

(2) During inactive cycles, the XINTF address bus always holds the last address put out on the bus. This includes alignment cycles.

(3) TW = Trail period, write access. See Table 6-25.



- NOTES:
- A. All XINTF accesses (lead period) begin on the rising edge of XCLKOUT. When necessary, the device inserts an alignment cycle before an access to meet this requirement.
 - B. During alignment cycles, all signals transitions to their inactive state.
 - C. For USEREADY = 0, the external XREADY input signal is ignored.
 - D. XA[0:18] holds the last address put on the bus during inactive cycles, including alignment cycles.

Figure 6-30. Example Write Access

XTIMING register parameters used for this example:

XRDLEAD	XRDACTIVE	XRDTRAIL	USEREADY	X2TIMING	XWRLEAD	XWRACTIVE	XWRTRAIL	READYMODE
N/A ⁽¹⁾	N/A ⁽¹⁾	N/A ⁽¹⁾	0	0	≥ 1	≥ 0	≥ 0	N/A ⁽¹⁾

(1) N/A = "Don't care" for this example

6.25 External Interface Ready-on-Read Timing With One External Wait State

Table 6-37. External Memory Interface Read Switching Characteristics (Ready-on-Read, 1 Wait State)⁽¹⁾

PARAMETER		MIN	MAX	UNIT
$t_{d(XCOH-XZCSL)}$	Delay time, XCLKOUT high to zone chip-select active low		1	ns
$t_{d(XCOHL-XZCSH)}$	Delay time, XCLKOUT high/low to zone chip-select inactive high	–2	3	ns
$t_{d(XCOH-XA)}$	Delay time, XCLKOUT high to address valid		2	ns
$t_{d(XCOHL-XRDL)}$	Delay time, XCLKOUT high/low to \overline{XRD} active low		1	ns
$t_{d(XCOHL-XRDH)}$	Delay time, XCLKOUT high/low to \overline{XRD} inactive high	–2	1	ns
$t_{h(XA)XZCSH}$	Hold time, address valid after zone chip-select inactive high	(2)		ns
$t_{h(XA)XRD}$	Hold time, address valid after \overline{XRD} inactive high	(2)		ns

(1) Not production tested.

(2) During inactive cycles, the XINTF address bus always holds the last address put out on the bus. This includes alignment cycles.

Table 6-38. External Memory Interface Read Timing Requirements (Ready-on-Read, 1 Wait State)⁽¹⁾

		MIN	MAX	UNIT
$t_{a(A)}$	Access time, read data from address valid		(LR + AR) – 14 ⁽²⁾	ns
$t_{a(XRD)}$	Access time, read data valid from \overline{XRD} active low		AR – 12 ⁽²⁾	ns
$t_{su(XD)XRD}$	Setup time, read data valid before \overline{XRD} strobe inactive high	12		ns
$t_{h(XD)XRD}$	Hold time, read data valid after \overline{XRD} inactive high	0		ns

(1) Not production tested.

(2) LR = Lead period, read access. AR = Active period, read access. See [Table 6-25](#).

Table 6-39. Synchronous XREADY Timing Requirements (Ready-on-Read, 1 Wait State)^{(1) (2)}

		MIN	MAX	UNIT
$t_{su(XRDYsynchL)XCOHL}$	Setup time, XREADY (Synch) low before XCLKOUT high/low	15		ns
$t_{h(XRDYsynchL)}$	Hold time, XREADY (Synch) low	12		ns
$t_{e(XRDYsynchH)}$	Earliest time XREADY (Synch) can go high before the sampling XCLKOUT edge		3	ns
$t_{su(XRDYsynchH)XCOHL}$	Setup time, XREADY (Synch) high before XCLKOUT high/low	15		ns
$t_{h(XRDYsynchH)XZCSH}$	Hold time, XREADY (Synch) held high after zone chip select high	0		ns

(1) Not production tested.

(2) The first XREADY (Synch) sample occurs with respect to E in [Figure 6-31](#):

$$E = (XRDLEAD + XRDACTIVE) t_{c(XTIM)}$$

When first sampled, if XREADY (Synch) is found to be high, then the access completes. If XREADY (Synch) is found to be low, it is sampled again each $t_{c(XTIM)}$ until it is found to be high.

For each sample (n) the setup time (D) with respect to the beginning of the access can be calculated as:

$$D = (XRDLEAD + XRDACTIVE + n - 1) t_{c(XTIM)} - t_{su(XRDYsynchL)XCOHL}$$

where n is the sample number: n = 1, 2, 3, and so forth.

Table 6-40. Asynchronous XREADY Timing Requirements (Ready-on-Read, 1 Wait State)^{(1) (2)}

		MIN	MAX	UNIT
$t_{su(XRDYAsynchL)XCOHL}$	Setup time, XREADY (Asynch) low before XCLKOUT high/low	11		ns
$t_{h(XRDYAsynchL)}$	Hold time, XREADY (Asynch) low	8		ns
$t_{e(XRDYAsynchH)}$	Earliest time XREADY (Asynch) can go high before the sampling XCLKOUT edge		3	ns
$t_{su(XRDYAsynchH)XCOHL}$	Setup time, XREADY (Asynch) high before XCLKOUT high/low	11		ns

(1) Not production tested.

(2) The first XREADY (Asynch) sample occurs with respect to E in [Figure 6-32](#):

$$E = (XRDLEAD + XRDACTIVE - 2) t_{c(XTIM)}$$

When first sampled, if XREADY (Asynch) is found to be high, then the access completes. If XREADY (Asynch) is found to be low, it is sampled again each $t_{c(XTIM)}$ until it is found to be high.


For each sample, setup time from the beginning of the access can be calculated as:

$$D = (XRDLEAD + XRDACTIVE - 3 + n) t_{c(XTIM)} - t_{su(XRDYAsynchL)XCOHL}$$

where n is the sample number: n = 1, 2, 3, and so forth.

Table 6-40. Asynchronous XREADY Timing Requirements (Ready-on-Read, 1 Wait State)^{(1) (2)} (continued)

	MIN	MAX	UNIT
$t_{h(XRDYasynchH)XZCSH}$ Hold time, XREADY (Asynch) held high after zone chip select high	0		ns



Legend:

= Don't care. Signal can be high or low during this time.

- NOTES:**
- A. All XINTF accesses (lead period) begin on the rising edge of XCLKOUT. When necessary, the device inserts an alignment cycle before an access to meet this requirement.
 - B. During alignment cycles, all signals transitions to their inactive state.
 - C. During inactive cycles, the XINTF address bus always holds the last address put out on the bus. This includes alignment cycles.
 - D. For each sample, setup time from the beginning of the access (D) can be calculated as:

$$D = (XRDLEAD + XRDACTIVE + n - 1) t_c(XTIM) - t_{su}(XRDYsynchL)XCOHL$$
 - E. Reference for the first sample is with respect to this point


$$E = (XRDLEAD + XRDACTIVE) t_c(XTIM)$$
 where n is the sample number: n = 1, 2, 3, and so forth.

Figure 6-31. Example Read With Synchronous XREADY Access

XTIMING register parameters used for this example:

XRDLEAD	XRDACTIVE	XRDTRAIL	USEREADY	X2TIMING	XWRLEAD	XWRACTIVE	XWRTRAIL	READYMODE
≥ 1	3	≥ 1	1	0	N/A ⁽¹⁾	N/A ⁽¹⁾	N/A ⁽¹⁾	0 = XREADY (Synch)

(1) N/A = "Don't care" for this example

**Legend:**

 = Don't care. Signal can be high or low during this time.

- NOTES: A. All XINTF accesses (lead period) begin on the rising edge of XCLKOUT. When necessary, the device inserts an alignment cycle before an access to meet this requirement.
- B. During alignment cycles, all signals transitions to their inactive state.
- C. During inactive cycles, the XINTF address bus always hold sthe last address put out on the bus. This includes alignment cycles.
- D. For each sample, setup time from the beginning of the access can be calculated as:

$$D = (XRDLEAD + XRDACTIVE - 3 + n) t_{c(XTIM)} - t_{su(XRDYasynchL)XCOHL}$$
 where n is the sample number: n = 1, 2, 3, and so forth.
- E. Reference for the first sample is with respect to this point:

$$E = (XRDLEAD + XRDACTIVE - 2) t_{c(XTIM)}$$

Figure 6-32. Example Read With Asynchronous XREADY Access

XTIMING register parameters used for this example:

XRDLEAD	XRDACTIVE	XRDTRAIL	USEREADY	X2TIMING	XWRLEAD	XWRACTIVE	XWRTRAIL	READYMODE
≥ 1	3	≥ 1	1	0	N/A ⁽¹⁾	N/A ⁽¹⁾	N/A ⁽¹⁾	1 = XREADY (Asynch)

(1) N/A = "Don't care" for this example

6.26 External Interface Ready-on-Write Timing With One External Wait State

Table 6-41. External Memory Interface Write Switching Characteristics (Ready-on-Write, 1 Wait State)⁽¹⁾

PARAMETER		MIN	MAX	UNIT
$t_{d(XCOH-XZCSL)}$	Delay time, XCLKOUT high to zone chip-select active low		1	ns
$t_{d(XCOHL-XZCSH)}$	Delay time, XCLKOUT high or low to zone chip-select inactive high	–2	3	ns
$t_{d(XCOH-XA)}$	Delay time, XCLKOUT high to address valid		2	ns
$t_{d(XCOHL-XWEL)}$	Delay time, XCLKOUT high/low to \overline{XWE} low		2	ns
$t_{d(XCOHL-XWEH)}$	Delay time, XCLKOUT high/low to \overline{XWE} high		2	ns
$t_{d(XCOH-XRNWL)}$	Delay time, XCLKOUT high to $\overline{XR/W}$ low		1	ns
$t_{d(XCOHL-XRNWH)}$	Delay time, XCLKOUT high/low to $\overline{XR/W}$ high	–2	1	ns
$t_{en(XD)XWEL}$	Enable time, data bus driven from \overline{XWE} low	0		ns
$t_{d(XWEL-XD)}$	Delay time, data valid after \overline{XWE} active low		4	ns
$t_{h(XA)XZCSH}$	Hold time, address valid after zone chip-select inactive high	(2)		ns
$t_{h(XD)XWE}$	Hold time, write data valid after \overline{XWE} inactive high	TW–2 ⁽³⁾		ns
$t_{dis(XD)XRNW}$	Data bus disabled after $\overline{XR/W}$ inactive high	4		ns

(1) Not production tested.

(2) During inactive cycles, the XINTF address bus always holds the last address put out on the bus. This includes alignment cycles.

(3) TW = trail period, write access (see Table 6-25)

Table 6-42. Synchronous XREADY Timing Requirements (Ready-on-Write, 1 Wait State)^{(1) (2)}

		MIN	MAX	UNIT
$t_{su(XRDYsynchL)XCOHL}$	Setup time, XREADY (Synch) low before XCLKOUT high/low	15		ns
$t_{h(XRDYsynchL)}$	Hold time, XREADY (Synch) low	12		ns
$t_{e(XRDYsynchH)}$	Earliest time XREADY (Synch) can go high before the sampling XCLKOUT edge		3	ns
$t_{su(XRDYsynchH)XCOHL}$	Setup time, XREADY (Synch) high before XCLKOUT high/low	15		ns
$t_{h(XRDYsynchH)XZCSH}$	Hold time, XREADY (Synch) held high after zone chip select high	0		ns

(1) Not production tested.

(2) The first XREADY (Synch) sample occurs with respect to E in Figure 6-33:

$$E = (XWRLEAD + XWRACTIVE) t_{c(XTIM)}$$

When first sampled, if XREADY (Synch) is found to be high, then the access completes. If XREADY (Synch) is found to be low, it is sampled again each $t_{c(XTIM)}$ until it is found to be high.

For each sample, setup time from the beginning of the access can be calculated as:

$$D = (XWRLEAD + XWRACTIVE + n - 1) t_{c(XTIM)} - t_{su(XRDYsynchL)XCOHL}$$

where n is the sample number: n = 1, 2, 3, and so forth.

Table 6-43. Asynchronous XREADY Timing Requirements (Ready-on-Write, 1 Wait State)^{(1) (2)}

		MIN	MAX	UNIT
$t_{su(XRDYasynchL)XCOHL}$	Setup time, XREADY (Asynch) low before XCLKOUT high/low	11		ns
$t_{h(XRDYasynchL)}$	Hold time, XREADY (Asynch) low	8		ns
$t_{e(XRDYasynchH)}$	Earliest time XREADY (Asynch) can go high before the sampling XCLKOUT edge		3	ns
$t_{su(XRDYasynchH)XCOHL}$	Setup time, XREADY (Asynch) high before XCLKOUT high/low	11		ns
$t_{h(XRDYasynchH)XZCSH}$	Hold time, XREADY (Asynch) held high after zone chip select high	0		ns

(1) Not production tested.

(2) The first XREADY (Synch) sample occurs with respect to E in Figure 6-33:


$$E = (XWRLEAD + XWRACTIVE - 2) t_{c(XTIM)}$$


When first sampled, if XREADY (Asynch) is found to be high, then the access completes. If XREADY (Asynch) is found to be low, it is sampled again each $t_{c(XTIM)}$ until it is found to be high.

For each sample, setup time from the beginning of the access can be calculated as:

$$D = (XWRLEAD + XWRACTIVE - 3 + n) t_{c(XTIM)} - t_{su(XRDYasynchL)XCOHL}$$

where n is the sample number: n = 1, 2, 3, and so forth.

**Legend:**

 = Don't care. Signal can be high or low during this time.

- NOTES:
- All XINTF accesses (lead period) begin on the rising edge of XCLKOUT. When necessary, the device inserts an alignment cycle before an access to meet this requirement.
 - During alignment cycles, all signals transition to their inactive state.
 - During inactive cycles, the XINTF address bus always holds the last address put out on the bus. This includes alignment cycles.
 - For each sample, setup time from the beginning of the access can be calculated as

$$D = (XWRLEAD + XWRACTIVE + n - 1) t_c(XTIM) - t_{su}(XRDYsynchL)XCOHL$$
 where n is the sample number: n = 1, 2, 3 and so forth.
 - Reference for the first sample is with respect to this point


$$E = (XWRLEAD + XWRACTIVE) t_c(XTIM)$$

Figure 6-33. Write With Synchronous XREADY Access

XTIMING register parameters used for this example:

XRDLEAD	XRDACTIVE	XRDTRAIL	USEREADY	X2TIMING	XWRLEAD	XWRACTIVE	XWRTRAIL	READYMODE
N/A ⁽¹⁾	N/A ⁽¹⁾	N/A ⁽¹⁾	1	0	≥ 1	3	≥ 1	0 = XREADY (Synch)

(1) N/A = "Don't care" for this example



Legend:

▨ = Don't care. Signal can be high or low during this time.

- NOTES:
- A. All XINTF accesses (lead period) begin on the rising edge of XCLKOUT. When necessary, the device inserts an alignment cycle before an access to meet this requirement.
 - B. During alignment cycles, all signals transitions to their inactive state.
 - C. During inactive cycles, the XINTF address bus always holds the last address put out on the bus. This includes alignment cycles.
 - D. For each sample, setup time from the beginning of the access can be calculated as:

$$D = (XWRLEAD + XWRACTIVE - 3 + n) t_{c(XTIM)} - t_{su(XRDYasynchL)XCOHL}$$
 where n is the sample number: n = 1, 2, 3 and so forth.
 - E. Reference for the first sample is with respect to this point

$$E = (XWRLEAD + XWRACTIVE - 2) t_{c(XTIM)}$$

Figure 6-34. Write With Asynchronous XREADY Access

XTIMING register parameters used for this example:

XRDLEAD	XRDACTIVE	XRDTRAIL	USEREADY	X2TIMING	XWRLEAD	XWRACTIVE	XWRTRAIL	READYMODE
N/A ⁽¹⁾	N/A ⁽¹⁾	N/A ⁽¹⁾	1	0	≥ 1	3	≥ 1	1 = XREADY (Asynch)

(1) N/A = "Don't care" for this example

6.27 $\overline{\text{XHOLD}}$ and $\overline{\text{XHOLDA}}$

If the HOLD mode bit is set while $\overline{\text{XHOLD}}$ and $\overline{\text{XHOLDA}}$ are both low (external bus accesses granted), the $\overline{\text{XHOLDA}}$ signal is forced high (at the end of the current cycle) and the external interface is taken out of high-impedance mode.

On a reset ($\overline{\text{XRS}}$), the HOLD mode bit is set to 0. If the $\overline{\text{XHOLD}}$ signal is active low on a system reset, the bus and all signal strobes must be in high-impedance mode, and the $\overline{\text{XHOLDA}}$ signal is also driven active low.

When HOLD mode is enabled and $\overline{\text{XHOLDA}}$ is active low (external bus grant active), the CPU can still execute code from internal memory. If an access is made to the external interface, the CPU is stalled until the $\overline{\text{XHOLD}}$ signal is removed.

An external DMA request, when granted, places the following signals in a high-impedance mode:

XA[18:0]	$\overline{\text{XZCS0AND1}}$
XD[15:0]	$\overline{\text{XZCS2}}$
$\overline{\text{XWE}}$, $\overline{\text{XRD}}$	$\overline{\text{XZCS6AND7}}$
$\overline{\text{XR/W}}$	

All other signals not listed in this group remain in their default or functional operational modes during these signal events. Detailed timing diagram is released in a future revision of this data sheet.

6.28 $\overline{\text{XHOLD}}/\overline{\text{XHOLDA}}$ Timing

Table 6-44. $\overline{\text{XHOLD}}/\overline{\text{XHOLDA}}$ Timing Requirements ($\text{XCLKOUT} = \text{XTIMCLK}$)^{(1) (2) (3)}

		MIN	MAX	UNIT
$t_{d(\text{HL-HiZ})}$	Delay time, $\overline{\text{XHOLD}}$ low to Hi-Z on all Address, Data, and Control		$4t_{c(\text{XTIM})}$	ns
$t_{d(\text{HL-HAL})}$	Delay time, $\overline{\text{XHOLD}}$ low to $\overline{\text{XHOLDA}}$ low		$5t_{c(\text{XTIM})}$	ns
$t_{d(\text{HH-HAH})}$	Delay time, $\overline{\text{XHOLD}}$ high to $\overline{\text{XHOLDA}}$ high		$3t_{c(\text{XTIM})}$	ns
$t_{d(\text{HH-BV})}$	Delay time, $\overline{\text{XHOLD}}$ high to Bus valid		$4t_{c(\text{XTIM})}$	ns

- (1) When a low signal is detected on $\overline{\text{XHOLD}}$, all pending XINTF accesses are completed before the bus is placed in a high-impedance state.
(2) The state of $\overline{\text{XHOLD}}$ is latched on the rising edge of XTIMCLK .
(3) Not production tested.





Figure 6-35. External Interface Hold Waveform

Table 6-45. $\overline{\text{XHOLD}}/\overline{\text{XHOLDA}}$ Timing Requirements ($\text{XCLKOUT} = 1/2 \text{XTIMCLK}$) ^{(1) (2) (3) (4)}

		MIN	MAX	UNIT
$t_{d(\text{HL-HiZ})}$	Delay time, $\overline{\text{XHOLD}}$ low to Hi-Z on all Address, Data, and Control		$4t_{c(\text{XTIM})} + t_{c(\text{XCO})}$	ns
$t_{d(\text{HL-HAL})}$	Delay time, $\overline{\text{XHOLD}}$ low to $\overline{\text{XHOLDA}}$ low		$4t_{c(\text{XTIM})} + 2t_{c(\text{XCO})}$	ns
$t_{d(\text{HH-HAH})}$	Delay time, $\overline{\text{XHOLD}}$ high to $\overline{\text{XHOLDA}}$ high		$4t_{c(\text{XTIM})}$	ns
$t_{d(\text{HH-BV})}$	Delay time, $\overline{\text{XHOLD}}$ high to Bus valid		$6t_{c(\text{XTIM})}$	ns

- (1) When a low signal is detected on $\overline{\text{XHOLD}}$, all pending XINTF accesses are completed before the bus is placed in a high-impedance state.
- (2) The state of $\overline{\text{XHOLD}}$ is latched on the rising edge of XTIMCLK.
- (3) After the $\overline{\text{XHOLD}}$ is detected low or high, all bus transitions and $\overline{\text{XHOLDA}}$ transitions occur with respect to the rising edge of XCLKOUT. Thus, for this mode where $\text{XCLKOUT} = 1/2 \text{XTIMCLK}$, the transitions can occur up to 1 XTIMCLK cycle earlier than the maximum value specified.
- (4) Not production tested.



- A. All pending XINTF accesses are completed.
- B. Normal XINTF operation resumes.

Figure 6-36. $\overline{\text{XHOLD}}/\overline{\text{XHOLDA}}$ Timing Requirements ($\text{XCLKOUT} = 1/2 \text{XTIMCLK}$)

6.29 On-Chip Analog-to-Digital Converter

6.29.1 ADC Absolute Maximum Ratings

		VALUE ⁽¹⁾	UNIT
Supply voltage range	V_{SSA1}/V_{SSA2} to $V_{DDA1}/V_{DDA2}/V_{DDREFBG}$	–0.3 to 4.6	V
	V_{SS1} to V_{DD1}	–0.3 to 2.5	V
Analog Input (ADCIN) Clamp Current, total (max) ⁽²⁾		±20	mA

- (1) Unless otherwise noted, the absolute maximum ratings are specified over operating conditions. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The analog inputs have an internal clamping circuit that clamps the voltage to a diode drop above V_{DDA} or below V_{SS} . The continuous clamp current per pin is ±2 mA.

6.29.2 ADC Electrical Characteristics Over Recommended Operating Conditions

Table 6-46. DC Specifications^{(1) (2)}

PARAMETER		T _A = –55°C to 220°C			UNIT
		MIN	TYP	MAX	
Resolution		12			Bits
ADC clock ⁽³⁾		1			kHz
				25	MHz
ACCURACY					
INL (Integral nonlinearity) ⁽⁴⁾	1–18.75 MHz ADC clock			±1.5	LSB
DNL (Differential nonlinearity) ⁽⁴⁾	1–18.75 MHz ADC clock			±1	LSB
Offset error ⁽⁵⁾		–80		80	LSB
Overall gain error with internal reference ⁽⁶⁾		–200		200	LSB
Overall gain error with external reference ⁽⁷⁾	If ADCREFP-ADCREFM = 1 V ±0.1%	–50		50	LSB
Channel-to-channel offset variation			±8		LSB
Channel-to-channel Gain variation			±8		LSB
ANALOG INPUT					
Analog input voltage (ADCINx to ADCLO) ⁽⁸⁾		0		3	V
ADCLO		–5	0	5	mV
Input capacitance			10		pF
Input leakage current			3	±5	μA
INTERNAL VOLTAGE REFERENCE⁽⁶⁾					
Accuracy, ADCV _{REFP}		1.9	2	2.1	V
Accuracy, ADCV _{REFM}		0.95	1	1.05	V
Voltage difference, ADCREFP – ADCREFM			1		V
Temperature coefficient			50		PPM/°C
Reference noise			100		V
EXTERNAL VOLTAGE REFERENCE⁽⁷⁾					
Accuracy, ADCV _{REFP}		1.9	2	2.1	V
Accuracy, ADCV _{REFM}		0.95	1	1.05	V
Input voltage difference, ADCREFP – ADCREFM		0.99	1	1.01	V

(1) Not production tested.

(2) Tested at 12.5-MHz ADCCLK

(3) If SYSCLKOUT ≤ 25 MHz, ADC clock ≤ SYSCLKOUT/2

(4) The INL degrades for frequencies beyond 18.75 MHz –25 MHz. Applications that require these sampling rates should use a 20-kΩ resistor as bias resistor on the ADCRESEXT pin. This improves overall linearity and typical current drawn by the ADC is a few mA more than 24.9 kW bias.

(5) 1 LSB has the weighted value of $3.0/4096 = 0.732$ mV.

(6) A single internal band gap reference (±5% accuracy) sources both ADCREFP and ADCREFM signals, and hence, these voltages track together. The ADC converter uses the difference between these two as its reference. The total gain error is the combination of the gain error shown here and the voltage reference accuracy (ADCREFP – ADCREFM). A software-based calibration procedure is recommended for better accuracy. See *F2812 ADC Calibration Application Note* ([SPRA989](#)) and Section 5.2, Documentation Support, for relevant documents.

(7) In this mode, the accuracy of external reference is critical for overall gain. The voltage difference (ADCREFP–ADCREFM) determines the overall accuracy.

(8) Voltages above V_{DDA} + 0.3 V or below V_{SS} – 0.3 V applied to an analog input pin may temporarily affect the conversion of another pin. To avoid this, the analog inputs should be kept within these limits.

Table 6-47. AC Specifications^{(1) (2)}

PARAMETER		$T_A = -55^{\circ}\text{C to } 125^{\circ}\text{C}$			$T_A = 220^{\circ}\text{C}$			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
SINAD	Signal-to-noise ratio + distortion		62			57		dB
SNR	Signal-to-noise ratio		62			57		dB
THD	Total harmonic distortion		-68			-68		dB
ENOB (SNR)	Effective number of bits		10.1			9.1		Bits
SFDR	Spurious free dynamic range		69			68		dB

(1) Not production tested.

(2) Validated at the following conditions: ADC Input Frequency = 10.71 KHz, XCLKIN = 30 MHz, PLLCR = 0xA (SYSCLK = 150 MHz), HSPCP = 3 (ADCCLK = 25 MHz), ADCCLKPS = 1 (ADCCLK = 12.5 MHz), CPS = 0 (ADCCLK = 12.5 MHz), ACQ_PS (SH) = 3

6.29.3 Current Consumption for Different ADC Configurations (at 25-MHz ADCCLK)


Table 6-48. Current Consumption⁽¹⁾

I_{DDA} (TYP) ⁽²⁾	I_{DDAIO} (TYP)	I_{DD1} (TYP)	ADC OPERATING MODE/CONDITIONS ⁽³⁾
40 mA	1 μA	0.5 mA	Mode A (Operational Mode): –BG and REF enabled –PWD disabled
7 mA	0	5 μA	Mode B: –ADC clock enabled –BG and REF enabled –PWD enabled
1 μA	0	5 μA	Mode C: –ADC clock enabled –BG and REF disabled –PWD enabled
1 μA	0	0	Mode D: –ADC clock disabled –BG and REF disabled –PWD enabled

(1) Not production tested.

(2) I_{DDA} – includes current into V_{DDA1} / V_{DDA2} and $AV_{DDREFBG}$

(3) Test Conditions: SYSCLKOUT = 150 MHz
ADC module clock = 25 MHz
ADC performing a continuous conversion of all 16 channels in Mode A



Typical Values of the Input Circuit Components:

Switch Resistance (R_{on}): 1 k Ω
 Sampling Capacitor (C_h): 1.25 pF
 Parasitic Capacitance (C_p): 10 pF
 Source Resistance (R_s): 50 Ω

Figure 6-37. ADC Analog Input Impedance Model

6.29.4 ADC Power-Up Control Bit Timing




Figure 6-38. ADC Power-Up Control Bit Timing

Table 6-49. ADC Power-Up Delays^{(1) (2)}

		MIN	TYP	MAX	UNIT
$t_{d(BGR)}$	Delay time for band gap reference to be stable. Bits 6 and 5 of the ADCTRL3 register (PWDNBG and PWDNREF) are to be set to 1 before the ADCPWDN bit is enabled.	7	8	10	ms
$t_{d(PWD)}$	Delay time for power-down control to be stable. Bit 7 of the ADCTRL3 register (ADCPWDN) is to be set to 1 before any ADC conversions are initiated.	20	50		μ s
				1	ms

(1) These delays are necessary and recommended to make the ADC analog reference circuit stable before conversions are initiated. If conversions are started without these delays, the ADC results shows a higher gain. For power down, all three bits can be cleared at the same time.

(2) Not production tested.

6.29.5 Detailed Description

6.29.5.1 Reference Voltage

The on-chip ADC has a built-in reference, which provides the reference voltages for the ADC. ADCVREFP is set to 2 V and ADCVREFM is set to 1 V.

6.29.5.2 Analog Inputs

The on-chip ADC consists of 16 analog inputs, which are sampled either one at a time or two channels at a time. These inputs are software-selectable.

6.29.5.3 Converter

The on-chip ADC uses a 12-bit four-stage pipeline architecture, which achieves a high sample rate with low power consumption.

6.29.5.4 Conversion Modes

The conversion can be performed in two different conversion modes:

- Sequential sampling mode (SMODE = 0)
- Simultaneous sampling mode (SMODE = 1)

6.29.6 Sequential Sampling Mode (Single Channel) (SMODE = 0)

In sequential sampling mode, the ADC can continuously convert input signals on any of the channels (Ax to Bx). The ADC can start conversions on event triggers from the Event Managers (EVA/EVB), software trigger, or from an external ADCSOC signal. If the SMODE bit is 0, the ADC does conversions on the selected channel on every Sample/Hold pulse. The conversion time and latency of the Result register update are explained below. The ADC interrupt flags are set a few SYSCLKOUT cycles after the Result register update. The selected channel is sampled at every falling edge of the Sample/Hold pulse. The Sample/Hold pulse width can be programmed to be one ADC clock wide (minimum) or 16 ADC clocks wide (maximum).




Figure 6-39. Sequential Sampling Mode (Single-Channel) Timing

Table 6-50. Sequential Sampling Mode Timing⁽¹⁾

		SAMPLE n	SAMPLE n + 1	AT 25-MHz ADC CLOCK, $t_{c(ADCCLK)} = 40\text{ ns}$	REMARKS
$t_{d(SH)}$	Delay time from event trigger to sampling	$2.5t_{c(ADCCLK)}$			
t_{SH}	Sample/Hold width/Acquisition width	$(1 + \text{Acqps}) \times t_{c(ADCCLK)}$		40 ns with Acqps = 0	Acqps value = 0-15 ADCTRL1[8:11]
$t_{d(schx_n)}$	Delay time for first result to appear in the Result register	$4t_{c(ADCCLK)}$		160 ns	
$t_{d(schx_n+1)}$	Delay time for successive results to appear in the Result register		$(2 + \text{Acqps}) \times t_{c(ADCCLK)}$	80 ns	

(1) Not production tested.

6.29.7 Simultaneous Sampling Mode (Dual-Channel) (SMODE = 1)

In simultaneous mode, the ADC can continuously convert input signals on any one pair of channels (A0/B0 to A7/B7). The ADC can start conversions on event triggers from the Event Managers (EVA/EVB), software trigger, or from an external ADCSOC signal. If the SMODE bit is 1, the ADC does conversions on two selected channels on every Sample/Hold pulse. The conversion time and latency of the Result register update are explained below. The ADC interrupt flags are set a few SYSCLKOUT cycles after the Result register update. The selected channels are sampled simultaneously at the falling edge of the Sample/Hold pulse. The Sample/Hold pulse width can be programmed to be 1 ADC clock wide (minimum) or 16 ADC clocks wide (maximum).

NOTE

In Simultaneous mode, the ADCIN channel pair select has to be A0/B0, A1/B1, ..., A7/B7, and *not* in other combinations (such as A1/B3, etc.).




Figure 6-40. Simultaneous Sampling Mode Timing

Table 6-51. Simultaneous Sampling Mode Timing⁽¹⁾

		SAMPLE n	SAMPLE n + 1	AT 25-MHz ADC CLOCK, $t_{c(ADCCLK)} = 40 \text{ ns}$	REMARKS
$t_{d(SH)}$	Delay time from event trigger to sampling	$2.5t_{c(ADCCLK)}$			
t_{SH}	Sample/Hold width/Acquisition Width	$(1 + \text{Acqps}) \times t_{c(ADCCLK)}$		40 ns with Acqps = 0	Acqps value = 0–15 ADCTRL1[8:11]
$t_{d(schA0_n)}$	Delay time for first result to appear in Result register	$4t_{c(ADCCLK)}$		160 ns	
$t_{d(schB0_n)}$	Delay time for first result to appear in Result register	$5t_{c(ADCCLK)}$		200 ns	
$t_{d(schA0_n+1)}$	Delay time for successive results to appear in Result register		$(3 + \text{Acqps}) \times t_{c(ADCCLK)}$	120 ns	
$t_{d(schB0_n+1)}$	Delay time for successive results to appear in Result register		$(3 + \text{Acqps}) \times t_{c(ADCCLK)}$	120 ns	

(1) Not production tested.

6.29.8 Definitions of Specifications and Terminology

6.29.8.1 Integral Nonlinearity

Integral nonlinearity refers to the deviation of each individual code from a line drawn from zero through full scale. The point used as zero occurs 1/2 LSB before the first code transition. The full-scale point is defined as level 1/2 LSB beyond the last code transition. The deviation is measured from the center of each particular code to the true straight line between these two points.

6.29.8.2 Differential Nonlinearity

An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. A differential nonlinearity error of less than ± 1 LSB ensures no missing codes.

6.29.8.3 Zero Offset

The major carry transition should occur when the analog input is at zero volts. Zero error is defined as the deviation of the actual transition from that point.

6.29.8.4 Gain Error

The first code transition should occur at an analog value 1/2 LSB above negative full scale. The last transition should occur at an analog value 1 1/2 LSB below the nominal full scale. Gain error is the deviation of the actual difference between first and last code transitions and the ideal difference between first and last code transitions.

6.29.8.5 Signal-to-Noise Ratio + Distortion (SINAD)

SINAD is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for SINAD is expressed in decibels.

6.29.8.6 Effective Number of Bits (ENOB)

For a sine wave, SINAD can be expressed in terms of the number of bits. Using the following formula,

$$N = \frac{(\text{SINAD} - 1.76)}{6.02}$$

it is possible to get a measure of performance expressed as N, the effective number of bits. Thus, effective number of bits for a device for sine wave inputs at a given input frequency can be calculated directly from its measured SINAD.

6.29.8.7 Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of the first six harmonic components to the rms value of the measured input signal and is expressed as a percentage or in decibels.

6.29.8.8 Spurious Free Dynamic Range (SFDR)

SFDR is the difference in dB between the rms amplitude of the input signal and the peak spurious signal.

6.30 Multichannel Buffered Serial Port (McBSP) Timing

6.30.1 McBSP Transmit and Receive Timing

Table 6-52. McBSP Timing Requirements^{(1) (2) (3)}

NO.			MIN	MAX	UNIT
	McBSP module clock (CLKG, CLKX, CLKR) range		1		kHz
				20 ⁽⁴⁾	MHz
	McBSP module cycle time (CLKG, CLKX, CLKR) range		50		ns
				1	ms
M11	t _c (CKRX)	Cycle time, CLKR/X	CLKR/X ext	2P	ns
M12	t _w (CKRX)	Pulse duration, CLKR/X high or CLKR/X low	CLKR/X ext	P–7	ns
M13	t _r (CKRX)	Rise time, CLKR/X	CLKR/X ext	7	ns
M14	t _f (CKRX)	Fall time, CLKR/X	CLKR/X ext	7	ns
M15	t _{su} (FRH-CKRL)	Setup time, external FSR high before CLKR low	CLKR int	18	ns
			CLKR ext	2	
M16	t _h (CKRL-FRH)	Hold time, external FSR high after CLKR low	CLKR int	0	ns
			CLKR ext	6	
M17	t _{su} (DRV-CKRL)	Setup time, DR valid before CLKR low	CLKR int	18	ns
			CLKR ext	2	
M18	t _h (CKRL-DRV)	Hold time, DR valid after CLKR low	CLKR int	0	ns
			CLKR ext	6	
M19	t _{su} (FXH-CKXL)	Setup time, external FSX high before CLKX low	CLKX int	18	ns
			CLKX ext	2	
M20	t _h (CKXL-FXH)	Hold time, external FSX high after CLKX low	CLKX int	0	ns
			CLKX ext	6	

(1) Polarity bits CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted. Polarity bits CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

- (2) $2P = 1/CLKG$ in ns. CLKG is the output of sample rate generator mux.
 $CLKG = \frac{CLKSRG}{(1 + CLKGDV)}$
 CLKSRG can be LSPCLK, CLKX, CLKR as source. CLKSRG ≤ (SYSCLKOUT/2). McBSP performance is limited by I/O buffer switching speed.
- (3) Not production tested.
- (4) Internal clock prescalers must be adjusted such that the McBSP clock (CLKG, CLKX, CLKR) speeds are not greater than the I/O buffer speed limit (20 MHz).

Table 6-53. McBSP Switching Characteristics^{(1) (2) (3)}

NO.	PARAMETER			MIN	MAX	UNIT
M1	$t_{c(CKR\bar{X})}$	Cycle time, CLKR/X	CLKR/X int	2P		ns
M2	$t_{w(CKR\bar{X}H)}$	Pulse duration, CLKR/X high	CLKR/X int	$D - 5^{(4)}$	$D + 5^{(4)}$	ns
M3	$t_{w(CKR\bar{X}L)}$	Pulse duration, CLKR/X low	CLKR/X int	$C - 5^{(4)}$	$C + 5^{(4)}$	ns
M4	$t_{d(CKR\bar{H}-FRV)}$	Delay time, CLKR high to internal FSR valid	CLKR int	0	4	ns
			CLKR ext	3	27	
M5	$t_{d(CK\bar{X}H-F\bar{X}V)}$	Delay time, CLKX high to internal FSX valid	CLKX int	0	4	ns
			CLKX ext	3	27	
M6	$t_{dis(CK\bar{X}H-DXHZ)}$	Disable time, CLKX high to DX high impedance following last data bit	CLKX int		8	ns
			CLKX ext		14	
M7	$t_{d(CK\bar{X}H-DXV)}$	Delay time, CLKX high to DX valid. This applies to all bits except the first bit transmitted.	CLKX int		9	ns
			CLKX ext		28	
		Delay time, CLKX high to DX valid	DXENA = 0	CLKX int	8	
			DXENA = 0	CLKX ext	14	
		Only applies to first bit transmitted when in Data Delay 1 or 2 (XDATDLY= 01b or 10b) modes	DXENA = 1	CLKX int	P + 8	
			DXENA = 1	CLKX ext	P + 14	
M8	$t_{en(CK\bar{X}H-DX)}$	Enable time, CLKX high to DX driven	DXENA = 0	CLKX int	0	ns
			DXENA = 0	CLKX ext	6	
		Only applies to first bit transmitted when in Data Delay 1 or 2 (XDATDLY= 01b or 10b) modes	DXENA = 1	CLKX int	P	
			DXENA = 1	CLKX ext	P + 6	
M9	$t_{d(F\bar{X}H-DXV)}$	Delay time, FSX high to DX valid	DXENA = 0	FSX int	8	ns
			DXENA = 0	FSX ext	14	
		Only applies to first bit transmitted when in Data Delay 0 (XDATDLY= 00b) mode.	DXENA = 1	FSX int	P + 8	
			DXENA = 1	FSX ext	P + 14	
M10	$t_{en(F\bar{X}H-DX)}$	Enable time, FSX high to DX driven	DXENA = 0	FSX int	0	ns
			DXENA = 0	FSX ext	6	
		Only applies to first bit transmitted when in Data Delay 0 (XDATDLY= 00b) mode	DXENA = 1	FSX int	P	
			DXENA = 1	FSX ext	P + 6	

(1) Polarity bits CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

(2) $2P = 1/CLKG$ in ns

(3) Not production tested.

(4) C = CLKRX low pulse width = P

D = CLKRX high pulse width = P




Figure 6-41. McBSP Receive Timing




Figure 6-42. McBSP Transmit Timing

6.30.2 McBSP as SPI Master or Slave Timing

Table 6-54. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b, CLKXP = 0)⁽¹⁾

NO.			MASTER		SLAVE		UNIT
			MIN	MAX	MIN	MAX	
M30	$t_{su}(DRV0CKXL)$	Setup time, DR valid before CLKX low	P – 10		8P – 10		ns
M31	$t_h(CKXL0DRV)$	Hold time, DR valid after CLKX low	P – 10		8P – 10		ns
M32	$t_{su}(BFXL0CKXH)$	Setup time, FSX low before CLKX high			8P + 10		ns
M33	$t_c(CKX)$	Cycle time, CLKX	2P		16P		ns

(1) Not production tested.

Table 6-55. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b, CLKXP = 0)^{(1) (2)}

NO.	PARAMETER	MASTER		SLAVE		UNIT
		MIN	MAX	MIN	MAX	
M24	$t_h(CKXL0FXL)$	Hold time, FSX low after CLKX low	2P			ns
M25	$t_d(FXL0CKXH)$	Delay time, FSX low to CLKX high	P			ns
M28	$t_{dis}(FXH0DXHZ)$	Disable time, DX high impedance following last data bit from FSX high	6		6P + 6	ns
M29	$t_d(FXL0DXV)$	Delay time, FSX low to DX valid	6		4P + 6	ns

(1) Not production tested.

(2) $2P = 1/CLKG$

For all SPI slave modes, CLKX has to be minimum eight CLKG cycles. Also, CLKG should be LSPCLK/2 by setting CLKSM = CLKGDV = 1. With maximum LSPCLK speed of 75 MHz, CLKX maximum frequency is LSPCLK/16, that is 4.5 MHz and P = 13.3 ns.




Figure 6-43. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0

Table 6-56. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 0)⁽¹⁾

NO.			MASTER		SLAVE		UNIT
			MIN	MAX	MIN	MAX	
M39	$t_{su}(DRV-CKXH)$	Setup time, DR valid before CLKX high	P – 10		8P – 10		ns
M40	$t_h(CKXH-DRV)$	Hold time, DR valid after CLKX high	P – 10		8P – 10		ns
M41	$t_{su}(FXL-CKXH)$	Setup time, FSX low before CLKX high			16P + 10		ns
M42	$t_c(CKX)$	Cycle time, CLKX	2P		16P		ns

(1) Not production tested.

Table 6-57. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 11b, CLKXP = 0)^{(1) (2)}

NO.	PARAMETER		MASTER		SLAVE		UNIT
			MIN	MAX	MIN	MAX	
M34	$t_h(CKXL-FXL)$	Hold time, FSX low after CLKX low	P				ns
M35	$t_d(FXL-CKXH)$	Delay time, FSX low to CLKX high	2P				ns
M37	$t_{dis}(CKXL-DXHZ)$	Disable time, DX high impedance following last data bit from CLKX low	P + 6		7P + 6		ns
M38	$t_d(FXL-DXV)$	Delay time, FSX low to DX valid	6		4P + 6		ns

(1) Not production tested.

(2) $2P = 1/CLKG$

For all SPI slave modes, CLKX has to be minimum eight CLKG cycles. Also, CLKG should be LSPCLK/2 by setting CLKSM = CLKGDV = 1. With maximum LSPCLK speed of 75 MHz, CLKX maximum frequency is LSPCLK/16, that is 4.5 MHz and P = 13.3 ns.




Figure 6-44. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0

Table 6-58. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b, CLKXP = 1)⁽¹⁾

NO.			MASTER		SLAVE		UNIT
			MIN	MAX	MIN	MAX	
M49	$t_{su}(DRV-CKXH)$	Setup time, DR valid before CLKX high	P – 10		8P – 10		ns
M50	$t_h(CKXH-DRV)$	Hold time, DR valid after CLKX high	P – 10		8P – 10		ns
M51	$t_{su}(FXL-CKXL)$	Setup time, FSX low before CLKX low			8P + 10		ns
M52	$t_c(CKX)$	Cycle time, CLKX	2P		16P		ns

(1) Not production tested.

Table 6-59. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b, CLKXP = 1)^{(1) (2)}

NO.	PARAMETER	MASTER		SLAVE		UNIT
		MIN	MAX	MIN	MAX	
M43	$t_h(CKXH-FXL)$	2P				ns
M44	$t_d(FXL-CKXL)$	P				ns
M47	$t_{dis}(FXH-DXHZ)$	6		6P + 6		ns
M48	$t_d(FXL-DXV)$	6		4P + 6		ns

(1) Not production tested.

(2) $2P = 1/CLKG$

For all SPI slave modes, CLKX has to be minimum eight CLKG cycles. Also, CLKG should be LSPCLK/2 by setting CLKSM = CLKGDV = 1. With maximum LSPCLK speed of 75 MHz, CLKX maximum frequency is LSPCLK/16, that is 4.5 MHz and P = 13.3 ns.


**Figure 6-45. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1**

Table 6-60. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 1)⁽¹⁾

NO.			MASTER		SLAVE		UNIT
			MIN	MAX	MIN	MAX	
M58	$t_{su}(DRV-CKXL)$	Setup time, DR valid before CLKX low	P – 10		8P – 10		ns
M59	$t_h(CKXL-DRV)$	Hold time, DR valid after CLKX low	P – 10		8P – 10		ns
M60	$t_{su}(FXL-CKXL)$	Setup time, FSX low before CLKX low			16P + 10		ns
M61	$t_c(CKX)$	Cycle time, CLKX	2P		16P		ns

(1) Not production tested.

Table 6-61. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 11b, CLKXP = 1)⁽¹⁾ (2)

NO.	PARAMETER	MASTER ⁽³⁾		SLAVE		UNIT
		MIN	MAX	MIN	MAX	
M53	$t_h(CKXH-FXL)$	Hold time, FSX low after CLKX high	P			ns
M54	$t_d(FXL-CKXL)$	Delay time, FSX low to CLKX low	2P			ns
M56	$t_{dis}(CKXH-DXHZ)$	Disable time, DX high impedance following last data bit from CLKX high	P + 6	7P + 6		ns
M57	$t_d(FXL-DXV)$	Delay time, FSX low to DX valid	6	4P + 6		ns

(1) Not production tested.

(2) $2P = 1/CLKG$

For all SPI slave modes, CLKX has to be minimum eight CLKG cycles. Also, CLKG should be LSPCLK/2 by setting CLKSM = CLKGDV = 1. With maximum LSPCLK speed of 75 MHz, CLKX maximum frequency is LSPCLK/16, that is 4.5 MHz and P = 13.3 ns.

(3) C = CLKX low pulse width = P

D = CLKX high pulse width = P




Figure 6-46. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1

6.31 Flash Timing

6.31.1 Recommended Operating Conditions

Table 6-62. Flash Endurance Timing⁽¹⁾⁽²⁾

	ERASE/PROGRAM TEMPERATURE	MIN	NOM	MAX	UNIT
N _f Flash endurance for the array (write/erase cycles)	-40°C to 125°C (ambient)	20000 ⁽³⁾	50000 ⁽³⁾		cycles
N _{OTP} OTP endurance for the array (write cycles)	-40°C to 125°C (ambient)			1	write

- (1) Write/erase operations outside of the temperature ranges indicated are not specified and may affect the endurance numbers.
 (2) Flash Timing Endurance is the minimum number of write/erase or write cycles specified over a programming temperature range of -40°C to 125°C. Flash reads are supported within the recommended operating conditions specified in section 6.2.
 (3) The write/erase cycle numbers of 20000 (MIN) and 50000 (TYP) are applicable only for silicon revision G. For older silicon revisions, the write/erase cycle numbers of 100 (MIN) and 1000 (TYP) are applicable.

Table 6-63. Flash Parameters at 150-MHz SYSCLKOUT^{(1) (2)}

PARAMETER			MIN	TYP	MAX	UNIT
Program Time	16-Bit Word			35		μs
	8K Sector			170		ms
	16K Sector			320		ms
Erase Time	8K Sector			10		s
	16K Sector			11		s
I _{DD3VFLP}	V _{DD3VFL} current consumption during the Erase/Program cycle	Erase		75		mA
		Program		35		mA
I _{DDP}	V _{DD} current consumption during Erase/Program cycle			140		mA
I _{DDIOP}	V _{DDIO} current consumption during Erase/Program cycle			20		mA

- (1) Typical parameters as seen at room temperature using flash API V1 including function call overhead.
 (2) Not production tested.

Table 6-64. Flash/OTP Access Timing^{(1) (2)}

PARAMETER		MIN	TYP	MAX	UNIT
t _{a(fp)}	Paged Flash access time	36			ns
t _{a(fr)}	Random Flash access time	36			ns
t _{a(OTP)}	OTP access time	60			ns

- (1) For 150 MHz, PAGE WS = 5 and RANDOM WS = 5
 For 135 MHz, PAGE WS = 4 and RANDOM WS = 4
 (2) Not production tested.

Table 6-65. Minimum Required Wait-States at Different Frequencies⁽¹⁾

SYCLKOUT (MHz)	SYCLKOUT (ns)	PAGE WAIT-STATE⁽²⁾	RANDOM WAIT STATE^{(2) (3)}
150	6.67	5	5
120	8.33	4	4
100	10	3	3
75	13.33	2	2
50	20	1	1
30	33.33	1	1
25	40	0	1
15	66.67	0	1
4	250	0	1

(1) Not production tested.

(2) Formulas to compute page wait state and random wait state:

$$\text{Page Wait State} = \left\lceil \left(\frac{t_{a(fp)}}{t_{c(SCO)}} \right) - 1 \right\rceil \text{ (round up to the next highest integer), or 0 whichever is larger}$$

$$\text{Random Wait State} = \left\lceil \left(\frac{t_{a(fr)}}{t_{c(SCO)}} \right) - 1 \right\rceil \text{ (round up to the next highest integer), or 1 whichever is larger}$$

(3) Random wait state must be greater than or equal to 1

7 Mechanical Data

The following mechanical package diagram(s) reflect the most current released mechanical data available for the designated device(s).

Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from A Revision (April 2010) to B Revision	Page
<ul style="list-style-type: none"> Changed Table 3.31.1 Recommended Operating Conditions to Table 6-62. Flash Endurance Timing 	146

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SM320F2812HFSGS150	ACTIVE	CFP	HFG	172	1	TBD	AU	N / A for Pkg Type	-55 to 220	SM320F2812HFSGS150 SMF2812HFSGS 150	Samples
SM320F2812KGDS150A	ACTIVE	XCEPT	KGD	0	36	Green (RoHS & no Sb/Br)	Call TI	N / A for Pkg Type	-55 to 220		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SM320F2812-HT :


- Catalog: [SM320F2812](#)
- Enhanced Product: [SM320F2812-EP](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Enhanced Product - Supports Defense, Aerospace and Medical Applications

HFG (S-CQFP-F172)

CERAMIC QUAD FLATPACK WITH NCTB



4040231-12/Q 09/12

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated