

32-Channel, High Voltage, Matched Precision Resistor Divider

FEATURES

- ▶ 32-channel, matched precision resistor divider
- ▶ Channel division: 52 typical
- ▶ ± 10 ppm typical resistor matching ratio long-term drift per channel
- ▶ 5.2 M Ω total series resistance per channel
- ▶ Up to a 225 V maximum input voltage
- ▶ 100-lead LQFP
- ▶ -10°C to $+85^{\circ}\text{C}$ T_A range

APPLICATIONS

- ▶ High-voltage monitoring

FUNCTIONAL BLOCK DIAGRAM

GENERAL DESCRIPTION

The AD45336 is a 32-channel, matched precision resistor divider. Each channel consists of two accurately matched resistors with a resistor matching ratio long-term drift of ± 10 ppm typical and a total series resistance of 5.2 M Ω typical.

Each channel of the AD45336 can divide down input voltages up to 225 V.

The AD45336 is designed to operate as a monitoring companion to the AD45335 high voltage, digital-to-analog converter (DAC).




Figure 1. Functional Block Diagram

TABLE OF CONTENTS

Features.....	1	Pin Configuration and Function Descriptions.....	5
Applications.....	1	Typical Performance Characteristics.....	8
General Description.....	1	Theory of Operation.....	9
Functional Block Diagram.....	1	Application Information.....	10
Specifications.....	3	High-Voltage Monitoring Application.....	10
Absolute Maximum Ratings.....	4	Outline Dimensions.....	11
Thermal Resistance.....	4	Ordering Guide.....	11
ESD Caution.....	4	Evaluation Boards.....	11

REVISION HISTORY

12/2024—Revision 0: Initial Version

SPECIFICATIONS

HV_{INx} to COM = 175 V (where x is 0 to 31), and $T_A = 25^\circ\text{C}$ for all typical specifications, unless otherwise noted. All specification are design targets; final values are determined post device characterization.

Table 1. Specifications

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
RESISTANCE					
Top x Resistor (R_{Tx}) ¹		5.1		MΩ	
Bottom x Resistor (R_{Bx}) ¹		100		kΩ	
CHANNEL DIVISION	51.986	52	52.014		
INPUT VOLTAGE ¹					
HV_{INx} to COM			225	V	
Across Any HV_{INx} to HV_{INx} Pins			225	V	
CONTINUOUS CURRENT ²			55	μA	Per channel
RESISTOR-MATCHING RATIO DRIFT					
Long-Term ²		±10	±100	ppm	Per channel, 70°C for 1000 hours
Temperature		-0.2		ppm/°C	Per channel
T_A	-10		+85	°C	

¹ Where x is 0 to 31.

² Guaranteed by design and characterization, not production tested.

ABSOLUTE MAXIMUM RATINGS

Table 2. Absolute Maximum Ratings

Parameter	Rating
HV _{IN} X to COM ^{1,2}	240 V
Across any HV _{IN} X to HV _{IN} X Pins ^{1,2}	240 V
V _{OUT} X to COM ^{1,2}	7 V
Temperature	
Operating Range	−10°C to +85°C
Junction Temperature	150°C
Storage Range	−65°C to +150°C
Lead Temperature, Soldering	260°C as per J-STD-020

¹ Polarity inversion is possible.

² Where x is 0 to 31.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

θ_{JA} is the natural convection junction-to-ambient thermal resistance measured in a one cubic foot sealed enclosure, Ψ_{JT} is the characterization parameter that measures the temperature change between the junction temperature and the temperature of the top of the package, and Ψ_{JB} is the junction-to-board thermal characterization parameter. θ_{JC} is the junction-to-case thermal resistance, and θ_{JB} is the thermal resistance from the junction to board.

Simulated values based on the JEDEC JESD-51 series of specifications.

Table 3. Thermal Resistance

Package						
Type	θ_{JA} ¹	Ψ_{JT} ¹	Ψ_{JB} ¹	θ_{JC} ²	θ_{JB} ³	Unit
ST-100-1	44.9	0.3	25.3	8.6	27.2	°C/W

¹ θ_{JA} , Ψ_{JT} , and Ψ_{JB} are modeled using a JEDEC 2S2P test PCB in a JEDEC natural convection environment.

² θ_{JC} is modeled using a JEDEC 1S test PCB, with an infinite heat sink attached directly to the package surface.


³ θ_{JB} is modeled using a JEDEC 2S2P test PCB in a JEDEC junction to board environment.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



DNC = DO NOT CONNECT

002

Figure 2. Pin Configuration

Table 4. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	HV _{IN} 5	High-Voltage Analog Input Channel 5.
2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 27, 29, 47, 49, 52, 54, 56, 58, 60, 62, 64, 66, 68, 70, 72, 74, 77, 79, 97, 99	DNC	Do Not Connect. Do not add any conductive material on these pins to prevent any potential damage or malfunction of the device.
3	HV _{IN} 4	High-Voltage Analog Input Channel 4.
5	HV _{IN} 3	High-Voltage Analog Input Channel 3.
7	HV _{IN} 2	High-Voltage Analog Input Channel 2.
9	HV _{IN} 1	High-Voltage Analog Input Channel 1.
11	HV _{IN} 0	High-Voltage Analog Input Channel 0.
13	COM	Common GND or Reference Pin.
15	HV _{IN} 8	High-Voltage Analog Input Channel 8.
17	HV _{IN} 9	High-Voltage Analog Input Channel 9.
19	HV _{IN} 10	High-Voltage Analog Input Channel 10.
21	HV _{IN} 11	High-Voltage Analog Input Channel 11.
23	HV _{IN} 12	High-Voltage Analog Input Channel 12.
25	HV _{IN} 13	High-Voltage Analog Input Channel 13.
26	HV _{IN} 14	High-Voltage Analog Input Channel 14.
28	HV _{IN} 15	High-Voltage Analog Input Channel 15.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 4. Pin Function Descriptions (Continued)

Pin No.	Mnemonic	Description
30	V _{OUT} 15	Analog Output Voltage from Channel 15.
31	V _{OUT} 14	Analog Output Voltage from Channel 14.
32	V _{OUT} 13	Analog Output Voltage from Channel 13.
33	V _{OUT} 12	Analog Output Voltage from Channel 12.
34	V _{OUT} 11	Analog Output Voltage from Channel 11.
35	V _{OUT} 10	Analog Output Voltage from Channel 10.
36	V _{OUT} 9	Analog Output Voltage from Channel 9.
37	V _{OUT} 8	Analog Output Voltage from Channel 8.
38	COM	Common GND or Reference Pin.
39	V _{OUT} 16	Analog Output Voltage from Channel 16.
40	V _{OUT} 17	Analog Output Voltage from Channel 17.
41	V _{OUT} 18	Analog Output Voltage from Channel 18.
42	V _{OUT} 19	Analog Output Voltage from Channel 19.
43	V _{OUT} 20	Analog Output Voltage from Channel 20.
44	V _{OUT} 21	Analog Output Voltage from Channel 21.
45	V _{OUT} 22	Analog Output Voltage from Channel 22.
46	V _{OUT} 23	Analog Output Voltage from Channel 23.
48	HV _{IN} 23	High-Voltage Analog Input Channel 23.
50	HV _{IN} 22	High-Voltage Analog Input Channel 22.
51	HV _{IN} 21	High-Voltage Analog Input Channel 21.
53	HV _{IN} 20	High-Voltage Analog Input Channel 20.
55	HV _{IN} 19	High-Voltage Analog Input Channel 19.
57	HV _{IN} 18	High-Voltage Analog Input Channel 18.
59	HV _{IN} 17	High-Voltage Analog Input Channel 17.
61	HV _{IN} 16	High-Voltage Analog Input Channel 16.
63	COM	Common GND or Reference Pin.
65	HV _{IN} 24	High-Voltage Analog Input Channel 24.
67	HV _{IN} 25	High-Voltage Analog Input Channel 25.
69	HV _{IN} 26	High-Voltage Analog Input Channel 26.
71	HV _{IN} 27	High-Voltage Analog Input Channel 27.
73	HV _{IN} 28	High-Voltage Analog Input Channel 28.
75	HV _{IN} 29	High-Voltage Analog Input Channel 29.
76	HV _{IN} 30	High-Voltage Analog Input Channel 30.
78	HV _{IN} 31	High-Voltage Analog Input Channel 31.
80	V _{OUT} 31	Analog Output Voltage from Channel 31.
81	V _{OUT} 30	Analog Output Voltage from Channel 30.
82	V _{OUT} 29	Analog Output Voltage from Channel 29.
83	V _{OUT} 28	Analog Output Voltage from Channel 28.
84	V _{OUT} 27	Analog Output Voltage from Channel 27.
85	V _{OUT} 26	Analog Output Voltage from Channel 26.
86	V _{OUT} 25	Analog Output Voltage from Channel 25.
87	V _{OUT} 24	Analog Output Voltage from Channel 24.
88	COM	Common GND or Reference Pin.
89	V _{OUT} 0	Analog Output Voltage from Channel 0.
90	V _{OUT} 1	Analog Output Voltage from Channel 1.
91	V _{OUT} 2	Analog Output Voltage from Channel 2.
92	V _{OUT} 3	Analog Output Voltage from Channel 3.
93	V _{OUT} 4	Analog Output Voltage from Channel 4.
94	V _{OUT} 5	Analog Output Voltage from Channel 5.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**Table 4. Pin Function Descriptions (Continued)**

Pin No.	Mnemonic	Description
95	V _{OUT6}	Analog Output Voltage from Channel 6.
96	V _{OUT7}	Analog Output Voltage from Channel 7.
98	HV _{IN7}	High-Voltage Analog Input Channel 7.
100	HV _{IN6}	High-Voltage Analog Input Channel 6.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. Resistor-Matching Ratio Long-Term Drift Over 1000 Hours at 70°C




Figure 5. Channel Division Distribution at 85°C




Figure 4. Resistor-Matching Ratio Temperature Drift Distribution




Figure 6. Channel Division Distribution at -10°C

THEORY OF OPERATION

The AD45336 is a 32-channel, matched precision resistor divider network designed for high-voltage monitoring applications. Each channel consists of two precisely matched resistors, with a long-term resistor matching ratio drift of ± 10 ppm (typical) and a total series resistance of $5.2\text{ M}\Omega$ (typical).

The device divides input voltages by 52 per channel, handling voltages up to 225 V. Each resistor network of the channel comprises

a $5.1\text{ M}\Omega$ R_{Tx} connected in series with a $100\text{ k}\Omega$ R_{Bx} , where x is 0 to 31.

The AD45336 maintains high precision across a broad temperature range (-10°C to $+85^{\circ}\text{C}$) with a resistor-matching ratio temperature drift of $-0.2\text{ ppm}/^{\circ}\text{C}$. Each channel is capable of continuously handling currents up to $55\text{ }\mu\text{A}$.

APPLICATION INFORMATION

HIGH-VOLTAGE MONITORING APPLICATION

The AD45336 is a 32-channel, matched precision resistor divider network, designed to divide high-voltage signals by a factor of 52. In a typical application, the AD45336 operates in companion with the AD45335 32-channel high-voltage DAC. The AD45336 divides

the high-voltage output of the AD45335 (0 V to 200 V) by a factor of 52, reducing this output to a 0 V to 3.85 V range. Figure 7 illustrates this configuration.





Figure 7. AD45336 as a Companion Product of the AD45335, 32-Channel High-Voltage DAC

505

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-026-BED

Figure 8. 100-Lead Low Profile Quad Flat Package [LQFP]
(ST-100-1)
Dimensions shown in millimeters

051706-A

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Packing Quantity	Package Option
AD45336KSTZ	-10°C to +85°C	100-Lead Low Profile Quad Flat Package [LQFP]	Tray, 90	ST-100-1
AD45336KSTZ-RL	-10°C to +85°C	100-Lead Low Profile Quad Flat Package [LQFP]	Reel, 1000	ST-100-1

¹ Z = RoHS-Compliant Part.

EVALUATION BOARDS

Table 5. Evaluation Boards

Model ¹	Model
EVAL-AD45336EBZ	Evaluation Board

¹ Z = RoHS-Compliant Part.