

RT Voice Solution - Voice Control Board

TABLE OF CONTENTS:

Page No.	TITLE
01	Cover Page
02	System Block Diagram
03	Power Supply Section
04	Board to Board Receptacles
05	Audio Interface
06	Input & Output Interface
07	Ethernet Interface
08	Miscellaneous


REVISION HISTORY

REVISION	DESCRIPTION OF CHANGE	DATE	Author	Reviewer
C2	Voice Control Board Production release. Changed TFA9894N2RDL2 into TFA9894DUK to reflect the official product name. J4 and J26 connectors populated by default.	01-October-19	Jerome BRILLANT	Vincent FILLATRE



ICAP Classification: CP: I/O: X PUBL:	
Drawing Title: Voice Control Board	
Page Title: Cover Page	
Size C	Document Number SCH-SOL0002, PDF:SPF-SOL0002
Date: Friday, February 21, 2020	Sheet 1 of 8
Rev C2	

System Block Diagram





VOICE CONTROL BOARD

ICAP Classification:	CP:	INO:	X PUBL:
Drawing Title:	Voice Control Board		
Page Title:	System Block Diagram		
Size C	Document Number	SCH-SOL0002, PDF:SPF-SOL0002	Rev C2
Date:	Tuesday, October 01, 2019	Sheet 2	of 8

Power Supply Section


USB Type C Connector

5V DC Connector Notes:
 - To isolate the USB_OTG1_VBUS - disconnect FB1 and system will get power through 5V DC connector.
 - In parallel, it can still connect the USB with USB_OTG1_VBUS supply.





5 to 3.3V LDO section

Do not Populate this section




5V to 1.8V LDO section




ICAP Classification:	CP:	I/O:	X	PUBL:
Drawing Title:	Voice Control Board			
Page Title:	Power Supply Section			
Size	Document Number	SCH-SOL0002, PDF:SPF-SOL0002	Rev	C2
Date:	Friday, January 31, 2020	Sheet	3	of 8

Board to Board Receptacles

B2B Connector#1




B2B Connector#2




Board Stacking Height - 1.8mm
Board to Board Mating Height - 2.3mm

Boot Mode selection Header



Serial Port Header

ICAP Classification: CP: IUO: X PUBt:

Drawing Title:


Page Title: **Board to Board Receptacles**

Size	Document Number
------	-----------------

C	SCH-SOL0002, PDF-SPF-SOL002		
Date:	Tuesday, October 01, 2019	Sheet	4 of 8


Audio Interface Section

Audio Amplifier




PDM MICROPHONE Interface


SAI1 RX SLAVE



SAI2 RX SLAVE



SAI1 Header



Notes :


1. Decoupling capacitors mounted as close as possible are required for optimum SNR.
2. RF filter capacitors in the range of 20-200 pF may be needed depending upon the RF environment.
3. If both decoupling capacitors and RF filter capacitors are used, the RF filter capacitors should be close to the microphone.




ICAP Classification:		CP:	IUO: X	PUB:
Drawing Title:				
Voice Control Board				
Page Title:				
Audio Interface				
Size C	Document Number SCH-SOL0002, PDF:SPF-SOL0002			Re C
Date:	Wednesday, February 19, 2020	Sheet	5	of 8

Input & Output Interface



User LED Interface



RGB LED Interface




Switch interface



Ethernet Interface

Ethernet Header



ICAP Classification:	CP:	NO:	X	PUBL:
Drawing Title:	Voice Control Board			
Page Title:	Ethernet Interface			
Size	Document Number	SCH-SOL0002, PDF:SPF-SOL0002	Rev	C2
Date:	Tuesday, October 01, 2019	Sheet	7	of 8

Miscellaneous

DMY1 LAY-SOL0002-C
Voice Control Board PCB

DMY2 CONN JUMPER SHORTING 1.27MM GOLD
2-Pin Shunt Jumper, 1.27MM pitch



ICAP Classification: CP: I/O: X PUBL:		
Drawing Title: Voice Control Board		
Page Title: Miscellaneous		
Size C	Document Number SCH-SOL0002, PDF/SPF-SOL0002	Rev C2
Date: Tuesday, October 01, 2019	Sheet 8	of 8

MIMXRT106LDVL6A - Connected Module

TABLE OF CONTENTS:

Page No.	TITLE
01	COVER PAGE
02	BLOCK DIAGRAM
03	POWER SECTION
04	i.MXRT SECTION
05	MEMORY SECTION
06	WI-FI & BT/BLE SECTION
07	BOOT & DEBUG INTERFACE
08	B2B CONNECTOR


REVISION HISTORY

REVISION	DESCRIPTION OF CHANGE	DATE	Author	Reviewer
C3	SLN-LOCAL-IOT production release. Remove A71 section (not used in this project)	02-October-19	Jerome BRILLANT	Vincent FILLATRE




ICAP Classification:		CP:	IJO:	PUR:
Drawing Title:		i.MXRT Connected Module		
Page Title:		Cover Page		
Size C	Document Number	SCH-SOL0001, PDF:SPF- SOL0001		Rev C3
Date:	Friday, February 21, 2020	Sheet	1	of 8

Block Diagram



ICAP Classification:	CP:	INO:	PUR:
Drawing Title:	i.MXRT Connected Module		
Page Title:	Block Diagram		
Size C	Document Number SCH-SOL0001, PDF:SPF- SOL0001	Rev C3	
Date:	Wednesday, October 02, 2019	Sheet 2	of 8


RF SoC Supply Filter





Ground Test Points



The diagram shows a horizontal red line representing a ground plane. Below this line, there is a red ground symbol (a triangle with three horizontal lines of decreasing width). Three blue circular test points are connected to the red line by vertical red lines. From left to right, they are labeled: TP15 GND1, TP20 GND2, and TP21 GND3.



i.MXRT Section




Note: Further default SAI3 is selected for external
Audio interface on ADD-on-Board.
- Need to Toggle SAI3_OUT_SELECT signal "High" to use SAI3 for onboard BT

				
ICAP Classification:		CP:	IJC:	PUB:
Drawing Title: i.MXRT Connected Module				
Page Title: i.MXRT Section				
Size C	Document Number	SCH- SOL0001, PDF-SPF- SOL0001		Rev C3
Date:	Wednesday, October 02, 2019	Sheet	4 of 8	

Memory Section

HyperFlash or QSPI Flash Memory



Note: Drop in Compatible for QSPI Flash
Part# IS25LP256DJHLE from Mfg# ISSI




ICAP Classification: CP: IUO: PUE

Drawing Title:

Page Title: **Memory Section**


Size C	Document Number SCH-SOL0001, PDF:SPF- SOL000
-----------	---

Date: Wednesday, October 02, 2019 Sheet 5




Boot Configuration & Debug Interface

Boot Configuration




Boot Mode selection Header

i.MXRT Debug & Programming



i.MXRT Reset Button





FUSE MAP

TYPE	BOOT_CFG[11]	BOOT_CFG[10]	BOOT_CFG[9]	BOOT_CFG[8]	BOOT_CFG[7]	BOOT_CFG[6]	BOOT_CFG[5]	BOOT_CFG[4]	BOOT_CFG[3]	BOOT_CFG[2]	BOOT_CFG[1]	BOOT_CFG[0]
FlexSPI1 - Serial NOR	Infinite-Loop: (Debug USE only) 0 - Disable 1 - Enable	FLASH_TYPE 000-Device supports 3B read by default 001-Device supports 4B read by default 010-HyperFlash 1V8 011-HyperFlash 3V3 100-MXIC Octal DDR			0	0	0	0	HOLD TIME: 00 - 500us 01 - 1ms 10 - 3ms 11 - 10ms		EncryptedXIP 0 - Disabled 1 - Enabled	Reserved
SD	Infinite-Loop: (Debug USE only) 0 - Disable 1 - Enable	Reserved	Bus Width: 0 - 1-bit 1 - 4-bit	SD1 VOLTAGE SELECTION: 0 - 3.3V 1 - 1.8V	0	1	SD/SDXC Speed: 00 - Normal/SDR12 01 - High/SDR25 10 - SDR50 11 - SDR104		SD Power Cycle Enable: '0' - No power cycle '1' - Enabled via USDHC_RST pad	SD Loopback Clock Source Sel: (for SDR50 and SDR104 only) '0' - through SD '1' - direct	Port Select: 0 - eSDHC1 1 - eSDHC2	Fast Boot: 0 - Regular 1 - Fast Boot




ICAP Classification:	CP:	I/O:	PUR:
Drawing Title:	i.MXRT Connected Module		
Page Title:	Boot & Debug Interface		
Size C	Document Number	SCH-SOL0001, PDF:SPF- SOL0001	Rev C3
Date:	Wednesday, October 02, 2019	Sheet 7	of 8

B2B Connector



Ground Test Points



- DMY1: i.MXRT Connected Module PCB Rev C LAY-SOL0001-C
- DMY2: NPB02SVAN-RC CONN JUMPER SHORTING 1.27MM GOLD
- DMY3: 1461530100 2.4/5G DUAL BAND ANTENNA 100MM



ICAP Classification:		CP:	IUO:	PUB:
Drawing Title:		i.MXRT Connected Module		
Page Title:		B2B Connector		
Size B	Document Number	SCH-SOL0001, PDF-SPF- SOL0001		Rev C3
Date:	Wednesday, October 02, 2019	Sheet	8	of 8