

ClockMatrix™

Aligning 1PPS Clocks in Larger Chassis Systems

Abstract

This document explains how to configure multiple ClockMatrix devices to align one pulse-per-second (PPS) signal between a master and multiple line cards in a system using Pulse-Width Modulation (PWM), DPLL alignment mode (frame and sync), phase measurement, and output phase adjustments.

Contents

1. Introduction	3
2. Configuring Master with PWM in Timing Commander	5
3. Configuring Line Card with PWM in Timing Commander	12
4. Revision History	19

Figures

Figure 1. Example System using Paired Clocks.....	3
Figure 2. Example System using PWM.....	4
Figure 3. Overview of Configuration for Master.....	5
Figure 4. High-Speed Input for Master	6
Figure 5. Low-Speed Input for Master	7
Figure 6. High-Speed Round-Trip Input for Master	7
Figure 7. DPLL Channel 0 for Master.....	8
Figure 8. DPLL Channel 0 Loop Filter for Master.....	8
Figure 9. DPLL Channel 0 Fast Lock Settings for Master	9
Figure 10. DPLL Channel 1 for Master.....	9
Figure 11. DPLL Channel 1 Loop Filter for Master.....	10
Figure 12. DPLL Channel 1 Fast Lock Settings for Master	10
Figure 13. Phase Measurement (Channel 2) for Master	10
Figure 14. Output TDC for Master	11
Figure 15. Output TDC0 Alignment Mask for Master	11
Figure 16. PWM Configuration for Master	11
Figure 17. PWM Signature Configuration for Master	11
Figure 18. Overview of Configuration for Line Card	12
Figure 19. High-speed Input for Line Card	13
Figure 20. Feedback Input for Line Card.....	14
Figure 21. DPLL Channel 0 Configuration for Line Card.....	15
Figure 22. DPLL Channel 0 Loop Filter Configuration for Line Card	15
Figure 23. DPLL Channel 0 Fast Lock Register Configuration for Line Card	16
Figure 24. PWM Configuration for Line Card	16
Figure 25. PWM Configuration Signature for Line Card.....	16
Figure 26. Synthesizer Channel 1 Configuration for Line Card.....	17

Figure 27. Output TDC for Line Card	17
Figure 28. Output TDC0 Alignment Mask for Line Card.....	18
Figure 29. Output 1PPS (Q1) for Line Card	18

Related Documents

For more information, visit our website: [ClockMatrix™ Timing Solutions](#)

1. Introduction

Commonly, a chassis system must align one pulse-per-second (1PPS or 1Hz) clock edges on different line cards with the 1PPS input of the master. As a chassis system has different types of cards plugged into a common backplane, the accuracy of the 1PPS alignment for modern applications requires compensating for the delay between the cards over the backplane. A chassis system can align two ClockMatrix devices with a pair of clocks (high and low speed) or a single Pulse-Width Modulation (PWM) encoded high-speed clock. Using PWM in signature mode, the 1PPS phase is encoded within the high-speed clock on the master by changing the pulse width in a set pattern to mark the 1PPS phase in the high-speed signal. On the line card, a PWM decoder in ClockMatrix extracts the 1PPS pulse phase signature from the PWM signal and uses it to drive a 1PPS output.

See Figure 1 for the configuration of a chassis system with paired clocks.




Figure 1. Example System using Paired Clocks

In Figure 1, the solid lines are high-speed clock signals; the dotted lines are 1PPS (1Hz) signals.

First, 25MHz and 1PPS external signals are fed into DPLL0 on the master timing card; next, the output from DPLL0 at 25MHz and 1PPS are fed through buffers. For the 25MHz signal, one output from the buffer connects to the mux to compensate for the delay through the buffer and the mux. From the buffer, another output feeds through the backplane to the DPLLs on the line cards. For ref-sync pulse alignment mode, the DPLL is configured to align the input 1PPS signal to both the output 1PPS signal and an edge of the output 25MHz signal. The 1PPS clock is fed through the second buffer to the DPLLs on the line cards. A 25MHz output from DPLL0 on each line card feeds back to the master timing card for a round-trip delay measurement. (The measurement assumes that the one-way delay across the backplane is half of the measured phase difference.) The measured phase offset sets the phase adjustment separately on each line card to adjust both the 25MHz and 1PPS outputs on each line card so that the 1PPS outputs from each line card is aligned to the 1PPS input to the master with the required accuracy.

The system measures the round-trip delay for each line card as required to compensate for delay changes through the backplane, and for comparison, the system measures the delay through the buffer before the backplane. (For a constant temperature, the delay through the backplane should not change, and the system should choose to measure only at start-up.) Because the delay is measured using a 25MHz signal, any delay over one period of this signal (40ns for 25MHz) must be manually compensated for by delaying the outputs by the measured delay pulse of the number of full cycles.

External feedback is used on the slave ClockMatrix devices to provide the lowest input-to-output delay variation for this system. This method requires two inputs per line card and one output per line card on the backplane.

Figure 2 shows an alternate method for distributing the clocks through the system using the PWM signature mode. The main advantage of using this rather than paired clocks is that there is only two clocks per line card (one high-speed output clock with PWM to each line card and one high-speed output clock from the line card). In many designs, high-speed clocks are easier to route on each card and through the backplane.




Figure 2. Example System using PWM

In Figure 2, the lines are as follows:

- Lightweight solid lines are high-speed clock signals;
- Dotted lines are 1PPS (1Hz) signals; and
- Heavyweight solid lines are high-speed clock signals with embedded 1PPS signals.

In Figure 2, a similar sequence aligns the 1PPS from the line cards to the master as in Figure 1. First, 25MHz and 1PPS external signals are fed into DPLL0 on the master timing card. DPLL0 on the master card locks to the signals as a ref-sync pair encodes the 1PPS phase on the output PWM clock. Next, the PWM output from DPLL0 at 25MHz feeds through a buffer to the DPLL0 on Line Card 1 and the DPLL0 on Line Card 2. A clock output from DPLL0 on each line card feeds back to the master timing card for a round-trip phase measurement. The round-trip measurement is from the input 25MHz on the master to the clock from the line card. (The

External feedback is used on the slave ClockMatrix devices to provide the lowest input-to-output delay variation in this system. This method requires two clocks on the backplane per line card (one PWM input per line card and one PWM output per line card).

In this example, three channels are used in the configuration. Channel 0 is in DPLL mode to align the frequency with the incoming high-speed signal. Channel 1 is in ref-sync alignment mode to lock to the inputs and generate the PWM output through the combo bus with the Channel 0 frequency updates. Channels 0 and 1 have the Global Sync Enable function enabled, and the output time-to-digital converter (TDC) aligns the 25MHz output clocks. Because two 25MHz signals require alignment, the master divider should be set to 20 (500/25MHz). Channel 2 measures the round-trip delay between the high-speed input and the round-trip input.

● IDT Timing Commander - T:\Adam\labTemp2\app note ailgning low speed clocks in chassis systems\8A34001_pwm chassis master.tcs



CLK0 Config

Frequency

Goal Frequency:

Frequency Representation M/N

Numerator:

Denominator:

Actual Frequency: 25MHz

Input label:

Sync pulse: CLK2 Enabled: ☒

Inverse: ☐

Divider: bypassed

Phase Offset (ps):

Input Protocol: CMOS

Predefined DPLL config to use when this clock is the input
to a DPLL with Predefined Configurations enabled:

Reference Monitoring ☒ Enabled

Masks

☒ loss of signal ☐ non-activity ☐ transient detect

☒ frequency offset ☐ phase transient

Loss-of-Signal Config

LOS gap: LOS gap disabled

LOS tolerance (ms):

☐ LOS margin

Non-Activity Config

Disqualification timer: 2.5 s

Qualification timer: 4x * 2.5 s = 10000ms

Activity limit (%): 1000 ppm

Frequency Offset Config

Validation interval (seconds):

Validation Interval (milliseconds):

Frequency offset limit: 9.2 ppm(A), 12 ppm(R)

Phase Transient Config

Threshold (ns):

Period (μ s):

Figure 4. High-Speed Input for Master

CLK2 Config

Frequency

Goal Frequency: 1 PPS

Frequency Representation M/N

Numerator: 1

Denominator: 0

Actual Frequency: 1PPS

Input label: Low speed

Sync pulse: (none) Enabled

Inverse: ☐

Divider: 1 bypassed

Phase Offset (ps): 0ps

Input Protocol: CMOS

Predefined DPLL config to use when this clock is the input to a DPLL with Predefined Configurations enabled: pred0

Reference Monitoring Enabled

Masks

☒ loss of signal ☐ non-activity ☐ transient detect

☒ frequency offset ☐ phase transient

Loss-of-Signal Config

LOS gap: LOS gap disabled

LOS tolerance (ms): 0

☐ LOS margin

Non-Activity Config

Disqualification timer: 2.5 s

Qualification timer: 4x + 2.5 s = 1000ms

Activity limit (%): 1000 ppm

Frequency Offset Config

Validation interval (seconds): 0

Validation interval (milliseconds): 0

Frequency offset limit: 9.2 ppm(A), 12 ppm(R)

Phase Transient Config

Threshold (ns): 0

Period (μs): 0us

Figure 5. Low-Speed Input for Master

CLK3 Config

Frequency

Goal Frequency: 25 MHz

Frequency Representation M/N

Numerator: 25000000

Denominator: 0

Actual Frequency: 25MHz

Input label: High speed round trip

Sync pulse: (none) Enabled

Inverse: ☐

Divider: 1 bypassed

Phase Offset (ps): 0ps

Input Protocol: CMOS

Predefined DPLL config to use when this clock is the input to a DPLL with Predefined Configurations enabled: pred0

Figure 6. High-Speed Round-Trip Input for Master




Figure 7. DPLL Channel 0 for Master




Figure 8. DPLL Channel 0 Loop Filter for Master



Figure 9. DPLL Channel 0 Fast Lock Settings for Master




Figure 10. DPLL Channel 1 for Master

Loop Filter Config for DPLL1

Max Frequency Offset:

MAIN CONFIG

Loop Bandwidth: Units:

Damping Factor:

Phase slope limiting: (no limit)

Decimator Factor: 100Hz

Figure 11. DPLL Channel 1 Loop Filter for Master

8A34001 V8.4.1

TIMING COMMANDER

Diagram Bit Sets

Search: All

List

DPLL1_FASTLOCK_LOCK_ACO_FAST_ACO_EN	disabled
DPLL1_FASTLOCK_LOCK_ACO_FREQ_SNAP_EN	disabled
DPLL1_FASTLOCK_LOCK_ACO_OL_PULL_IN_EN	disabled
DPLL1_FASTLOCK_LOCK_ACO_PHASE_SNAP_EN	enabled
DPLL1_FASTLOCK_LOCK_REC_FAST_ACO_EN	disabled
DPLL1_FASTLOCK_LOCK_REC_FREQ_SNAP_EN	disabled
DPLL1_FASTLOCK_LOCK_REC_OL_PULL_IN_EN	disabled
DPLL1_FASTLOCK_LOCK_REC_PHASE_SNAP_EN	enabled

Figure 12. DPLL Channel 1 Fast Lock Settings for Master




Figure 13. Phase Measurement (Channel 2) for Master




Figure 14. Output TDC for Master



Figure 15. Output TDC0 Alignment Mask for Master



Figure 16. PWM Configuration for Master




Figure 17. PWM Signature Configuration for Master

Note: For the PWM encode to operate correctly, a 1PPS signal must be configured for Q1; however, it can be set to output type “high-Z” to avoid noise on other signals, or it can be used as a test point.

3. Configuring Line Card with PWM in Timing Commander

In this example, two channels are used in the configuration. Channel 0 is in DPLL mode with external feedback and locks to the frequency and PWM encoded phase of the input signal. Channel 1 is a satellite channel that works with Channel 0 to generate additional clocks locked to the inputs. Channels 0 and 1 have the Global Sync Enable function enabled with a master divider of 20 (500/25 MHz) to align the two 25MHz outputs. The **Phase Offset** value (from the round-trip measurement on the master card) is applied only to Channel 0, and this is provided to Channel 1 through the output TDC. (The combo bus aligns the frequency of the two channels so that the output TDC only requires a small phase adjustment.)

Note: To use ref-sync mode on Channel 0, several related fast-lock registers must be set to ensure a quick-lock time to the low frequency sync input.

Note: A line card does not require a TCXO or OCXO.




Figure 18. Overview of Configuration for Line Card

CLK0 Config

Frequency

Goal Frequency: 25

Frequency Representation M/N

Numerator: 25000000

Denominator: 0

Actual Frequency: 25MHz

Input label: High speed

Sync pulse: PPS from PWM Decoder 0 Enabled

Inverse: ☐

Divider: 1 bypassed

Phase Offset (ps): 0ps

Input Protocol: LVDS

Predefined DPLL config to use when this clock is the input to a DPPL with Predefined Configurations enabled: pred0

Reference Monitoring Enabled

Masks

☒ loss of signal ☐ non-activity ☐ transient detect

☒ frequency offset ☐ phase transient

Loss-of-Signal Config

LOS gap: LOS gap disabled

LOS tolerance (ms): 0

☐ LOS margin

Non-Activity Config

Disqualification timer: 2.5 s

Qualification timer: 4x * 2.5 s = 10000ms

Activity limit (%): 1000 ppm

Frequency Offset Config

Validation interval (seconds): 0

Validation interval (milliseconds): 0

Frequency offset limit: 100 pm(A), 130 ppm(R)

Phase Transient Config

Threshold (ns): 0

Period (µs): 0µs

Figure 19. High-speed Input for Line Card

CLK1 Config

Frequency

Goal Frequency: 25

Frequency Representation M/N

Numerator: 25000000

Denominator: 0

Actual Frequency: 25MHz

Input label: High Speed F8

Sync pulse: (none) Enabled

Inverse: ☐

Divider: 1 bypassed

Phase Offset (ps): 0ps

Input Protocol: LVDS

Predefined DPLL config to use when this clock is the input to a DPLL with Predefined Configurations enabled: pred0

Reference Monitoring ☒ Enabled

Masks

☒ loss of signal ☐ non-activity ☐ transient detect

☐ frequency offset ☐ phase transient

Loss-of-Signal Config

LOS gap: LOS gap disabled

LOS tolerance (ms): 0

☐ LOS margin

Non-Activity Config

Disqualification timer: 2.5 s

Qualification timer: 4x * 2.5 s = 10000ms

Activity limit (%): 1000 ppm

Frequency Offset Config

Validation interval (seconds): 0

Validation interval (milliseconds): 0

Frequency offset limit: 9.2 ppm(A), 12 ppm(R)

Phase Transient Config

Threshold (ns): 0

Period (µs): 0µs

Figure 20. Feedback Input for Line Card




Figure 21. DPLL Channel 0 Configuration for Line Card



Figure 22. DPLL Channel 0 Loop Filter Configuration for Line Card

DPLL0_FASTLOCK_LOCK_ACQ_FAST_ACQ_EN	disabled	
DPLL0_FASTLOCK_LOCK_ACQ_FREQ_SNAP_EN	disabled	
DPLL0_FASTLOCK_LOCK_ACQ_OL_PULL_IN_EN	disabled	
DPLL0_FASTLOCK_LOCK_ACQ_PHASE_SNAP_EN	enabled	
DPLL0_FASTLOCK_LOCK_REC_FAST_ACQ_EN	disabled	
DPLL0_FASTLOCK_LOCK_REC_FREQ_SNAP_EN	disabled	
DPLL0_FASTLOCK_LOCK_REC_OL_PULL_IN_EN	disabled	
DPLL0_FASTLOCK_LOCK_REC_PHASE_SNAP_EN	enabled	
DPLL0_FASTLOCK_PRE_FAST_ACQ_TIMER	0	

Figure 23. DPLL Channel 0 Fast Lock Register Configuration for Line Card

PWM Decoders

Enabled	Generate PPS	PPS Rate	Signature Mode	ID
Decoder 0		1Hz		SIGNATURE

Figure 24. PWM Configuration for Line Card

PWM0 DECODER Signature

Symbol 1	zero	
Symbol 2	zero	
Symbol 3	zero	
Symbol 4	zero	
Symbol 5	zero	
Symbol 6	zero	
Symbol 7	zero	
Symbol 8	zero	

Figure 25. PWM Configuration Signature for Line Card




Figure 26. Synthesizer Channel 1 Configuration for Line Card

	Source	Target	Mode	Type	Align Reset	Samples (0 == 4096)	Target Phase Offset	Measurement Status	Go
Output TDC 0	DPLL0	DPLL0	alignment	continuous	keep accumulated	0	0	9280	<input checked="" type="checkbox"/>
Output TDC 1	DPLL0	DPLL0	measurement	single shot	keep accumulated	0	0	0	<input checked="" type="checkbox"/>
Output TDC 2	DPLL0	DPLL0	measurement	single shot	keep accumulated	0	0	0	<input checked="" type="checkbox"/>
Output TDC 3	DPLL0	DPLL0	measurement	single shot	keep accumulated	0	0	0	<input checked="" type="checkbox"/>

Figure 27. Output TDC for Line Card




Figure 28. Output TDC0 Alignment Mask for Line Card




Figure 29. Output 1PPS (Q1) for Line Card

The **Goal phase adjust** for the low speed clock is where the adjustment (that is based on the individual phase measurement) is set on each line card. This value should be set to 15 periods of the PWM clock, and it should be half of the round-trip phase measurement.

4. Revision History

Revision	Date	Description
1.0	Nov.17.20	Initial release.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.