

## Product Specification | Rev. 4.0 | 2025

# IMM2G64D4SOD8BG (Die Revision B) 16GByte (2G x 64Bit)

16GB DDR4 Unbuffered SODIMM  
RoHS Compliant Product

### We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: [sales@intelligentmemory.com](mailto:sales@intelligentmemory.com)

## Features

---

- 260-Pin Unbuffered Small Outline Dual-In-Line Memory Module
- JEDEC-Standard
- Capacity: 16GB
- 64Bit Data Bus Width without ECC
- Programmable CAS Latency (CL):
  - DDR4-3200: 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 22, 24
  - DDR4-2933: 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
  - DDR4-2666: 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20
  - DDR4-2400: 10, 11, 12, 13, 14, 15, 16, 17, 18
- Programmable CAS Write Latency (CWL):
  - DDR4-3200: 9, 10, 11, 12, 14, 16, 18, 20
  - DDR4-2933: 9, 10, 11, 12, 14, 16, 18, 20
  - DDR4-2666: 9, 10, 11, 12, 14, 16, 18
  - DDR4-2400: 9, 10, 11, 12, 14, 16
- Power Supply:  $V_{DD}, V_{DDQ} = 1.2V \pm 0.06V$
- DRAM Activating Power Supply:  $V_{PP} = 2.5V (2.375V - 2.75V)$
- SPD Power Supply:  $V_{DDSPD} = 2.5V$  or  $3.3V$
- Bi-directional Differential Data-Strobe
- 8192 Refresh Cycle / 64ms
- Refresh Mode: Auto, Self
- Low Power Auto Self Refresh Mode
- Burst Length: 8, 4
- On-Die Termination (ODT)
- ZQ Calibration
- Asynchronous Reset
- Serial Presence Detect (SPD) EEPROM
- Gold Edge Contacts
- 100% RoHS Compliant
- Standard Module Height: 30.00mm (1.18inch)

## Table 1 - Ordering Information for RoHS Compliant Product

| Part Number                 | Module Density | Configuration | # of Ranks | Module Type            |
|-----------------------------|----------------|---------------|------------|------------------------|
| IMM2G64D4SOD8BG-Bzzzy(:qqq) | 16GB           | 2Gx64         | 2          | DDR4 Unbuffered SODIMM |

**Note:**

y: Temperature Grade (refer to Table 2)  
 zzz: Speed Grade (refer to Table 3)  
 qqq: IM Reference Code Blank or Reserved

## Table 2 - Temperature Grade

| Part Number | Temperature Grade      | T <sub>CASE</sub> |
|-------------|------------------------|-------------------|
| Blank       | Commercial Temperature | 0°C to 95°C       |
| I           | Industrial Temperature | -40°C to 95°C     |

**Note:** T<sub>CASE</sub> is the case surface temperature on the center/top side of the DRAM. The refresh rate is required to be double when 85°C < T<sub>CASE</sub> ≤ 95°C

## Table 3 - Speed Grade

| Part Number | Speed Grade | Max. Clock Frequency<br>(min. Clock Cycle time @ min. CAS Latency) |
|-------------|-------------|--------------------------------------------------------------------|
| 062         | DDR4-3200   | 1600MHz (0.625ns @ CL22)                                           |
| 068         | DDR4-2933   | 1466MHz (0.682ns @ CL21)                                           |
| 075         | DDR4-2666   | 1333MHz (0.750ns @ CL19)                                           |
| 083         | DDR4-2400   | 1200MHz (0.833ns @ CL17)                                           |

## Table 4 - Memory Chip Information

| Part Number                 | Base Device Brand | Base Device  | Voltage | Type | Chip Packing |
|-----------------------------|-------------------|--------------|---------|------|--------------|
| IMM2G64D4SOD8BG-Bzzzy(:qqq) | IM                | IM8G08D4GBBG | 1.2V    | 1Gx8 | Lead Free    |

## Part Number Decoder




Table 5 - Addressing

| Parameter            | 16GB        |
|----------------------|-------------|
| Bank Group           | 4 BG[1:0]   |
| Bank Address         | 4 BA[1:0]   |
| Row Address          | 64K A[15:0] |
| Column Address       | 1K A[9:0]   |
| Device Configuration | 8Gb (1Gx8)  |
| Module Rank Address  | 2 CS[1:0]_n |
| Number of Devices    | 16          |

## Table 6 – Pin Assignment

| Pin | Name            | Pin | Name            | Pin | Name            | Pin | Name               |
|-----|-----------------|-----|-----------------|-----|-----------------|-----|--------------------|
| 1   | V <sub>SS</sub> | 2   | V <sub>SS</sub> | 131 | A3              | 132 | A2                 |
| 3   | D5              | 4   | D4              | 133 | A1              | 134 | NC                 |
| 5   | V <sub>SS</sub> | 6   | V <sub>SS</sub> | 135 | V <sub>DD</sub> | 136 | V <sub>DD</sub>    |
| 7   | D1              | 8   | D0              | 137 | CK0_t           | 138 | CK1_t              |
| 9   | V <sub>SS</sub> | 10  | V <sub>SS</sub> | 139 | CK0_c           | 140 | CK1_c              |
| 11  | DQS0_c          | 12  | DM0_n, DBI0_n   | 141 | V <sub>DD</sub> | 142 | V <sub>DD</sub>    |
| 13  | DQS0_t          | 14  | V <sub>SS</sub> | 143 | PARITY          | 144 | A0                 |
| 15  | V <sub>SS</sub> | 16  | D6              | 145 | BA1             | 146 | A10, AP            |
| 17  | D7              | 18  | V <sub>SS</sub> | 147 | V <sub>DD</sub> | 148 | V <sub>DD</sub>    |
| 19  | V <sub>SS</sub> | 20  | D2              | 149 | CS0_n           | 150 | BA0                |
| 21  | D3              | 22  | V <sub>SS</sub> | 151 | A14, WE_n       | 152 | A16, RAS_n         |
| 23  | V <sub>SS</sub> | 24  | D12             | 153 | V <sub>DD</sub> | 154 | V <sub>DD</sub>    |
| 25  | D13             | 26  | V <sub>SS</sub> | 155 | ODT0            | 156 | A15, CAS_n         |
| 27  | V <sub>SS</sub> | 28  | D8              | 157 | CS1_n           | 158 | A13                |
| 29  | D9              | 30  | V <sub>SS</sub> | 159 | V <sub>DD</sub> | 160 | V <sub>DD</sub>    |
| 31  | V <sub>SS</sub> | 32  | DQS1_c          | 161 | ODT1            | 162 | NC                 |
| 33  | DM1_n, DBI1_n   | 34  | DQS1_t          | 163 | V <sub>DD</sub> | 164 | V <sub>REFCA</sub> |
| 35  | V <sub>SS</sub> | 36  | V <sub>SS</sub> | 165 | NC              | 166 | SA2                |
| 37  | D15             | 38  | D14             | 167 | V <sub>SS</sub> | 168 | V <sub>SS</sub>    |
| 39  | V <sub>SS</sub> | 40  | V <sub>SS</sub> | 169 | D37             | 170 | D36                |
| 41  | D10             | 42  | D11             | 171 | V <sub>SS</sub> | 172 | V <sub>SS</sub>    |
| 43  | V <sub>SS</sub> | 44  | V <sub>SS</sub> | 173 | D33             | 174 | D32                |
| 45  | D21             | 46  | D20             | 175 | V <sub>SS</sub> | 176 | V <sub>SS</sub>    |
| 47  | V <sub>SS</sub> | 48  | V <sub>SS</sub> | 177 | DQS4_c          | 178 | DM4_n, DBI4_n      |
| 49  | D17             | 50  | D16             | 179 | DQS4_t          | 180 | V <sub>SS</sub>    |
| 51  | V <sub>SS</sub> | 52  | V <sub>SS</sub> | 181 | V <sub>SS</sub> | 182 | D39                |
| 53  | DQS2_c          | 54  | DM2_n, DBI2_n   | 183 | D38             | 184 | V <sub>SS</sub>    |
| 55  | DQS2_t          | 56  | V <sub>SS</sub> | 185 | V <sub>SS</sub> | 186 | D35                |
| 57  | V <sub>SS</sub> | 58  | D22             | 187 | D34             | 188 | V <sub>SS</sub>    |
| 59  | D23             | 60  | V <sub>SS</sub> | 189 | V <sub>SS</sub> | 190 | D45                |
| 61  | V <sub>SS</sub> | 62  | D18             | 191 | D44             | 192 | V <sub>SS</sub>    |
| 63  | D19             | 64  | V <sub>SS</sub> | 193 | V <sub>SS</sub> | 194 | D41                |
| 65  | V <sub>SS</sub> | 66  | D28             | 195 | D40             | 196 | V <sub>SS</sub>    |
| 67  | D29             | 68  | V <sub>SS</sub> | 197 | V <sub>SS</sub> | 198 | DQS5_c             |
| 69  | V <sub>SS</sub> | 70  | D24             | 199 | DM5_n, DBI5_n   | 200 | DQS5_t             |
| 71  | D25             | 72  | V <sub>SS</sub> | 201 | V <sub>SS</sub> | 202 | V <sub>SS</sub>    |
| 73  | V <sub>SS</sub> | 74  | DQS3_c          | 203 | D46             | 204 | D47                |
| 75  | DM3_n, DBI3_n   | 76  | DQS3_t          | 205 | V <sub>SS</sub> | 206 | V <sub>SS</sub>    |
| 77  | V <sub>SS</sub> | 78  | V <sub>SS</sub> | 207 | D42             | 208 | D43                |
| 79  | D30             | 80  | D31             | 209 | V <sub>SS</sub> | 210 | V <sub>SS</sub>    |
| 81  | V <sub>SS</sub> | 82  | V <sub>SS</sub> | 211 | D52             | 212 | D53                |
| 83  | D26             | 84  | D27             | 213 | V <sub>SS</sub> | 214 | V <sub>SS</sub>    |
| 85  | V <sub>SS</sub> | 86  | V <sub>SS</sub> | 215 | D49             | 216 | D48                |
| 87  | NC              | 88  | NC              | 217 | V <sub>SS</sub> | 218 | V <sub>SS</sub>    |
| 89  | V <sub>SS</sub> | 90  | V <sub>SS</sub> | 219 | DQS6_c          | 220 | DM6_n, DBI6_n      |
| 91  | NC              | 92  | NC              | 221 | DQS6_t          | 222 | V <sub>SS</sub>    |

| Pin | Name            | Pin | Name            | Pin | Name               | Pin | Name            |
|-----|-----------------|-----|-----------------|-----|--------------------|-----|-----------------|
| 93  | V <sub>SS</sub> | 94  | V <sub>SS</sub> | 223 | V <sub>SS</sub>    | 224 | D54             |
| 95  | NC              | 96  | NC              | 225 | D55                | 226 | V <sub>SS</sub> |
| 97  | NC              | 98  | V <sub>SS</sub> | 227 | V <sub>SS</sub>    | 228 | D50             |
| 99  | V <sub>SS</sub> | 100 | NC              | 229 | D51                | 230 | V <sub>SS</sub> |
| 101 | NC              | 102 | V <sub>SS</sub> | 231 | V <sub>SS</sub>    | 232 | D60             |
| 103 | V <sub>SS</sub> | 104 | NC              | 233 | D61                | 234 | V <sub>SS</sub> |
| 105 | NC              | 106 | V <sub>SS</sub> | 235 | V <sub>SS</sub>    | 236 | D57             |
| 107 | V <sub>SS</sub> | 108 | RESET_n         | 237 | D56                | 238 | V <sub>SS</sub> |
| 109 | CKE0            | 110 | CKE1            | 239 | V <sub>SS</sub>    | 240 | DQS7_c          |
| 111 | V <sub>DD</sub> | 112 | V <sub>DD</sub> | 241 | DM7_n, DBI7_n      | 242 | DQS7_t          |
| 113 | BG1             | 114 | ACT_n           | 243 | V <sub>SS</sub>    | 244 | V <sub>SS</sub> |
| 115 | BG0             | 116 | ALERT_n         | 245 | D62                | 246 | D63             |
| 117 | V <sub>DD</sub> | 118 | V <sub>DD</sub> | 247 | V <sub>SS</sub>    | 248 | V <sub>SS</sub> |
| 119 | A12             | 120 | A11             | 249 | D58                | 250 | D59             |
| 121 | A9              | 122 | A7              | 251 | V <sub>SS</sub>    | 252 | V <sub>SS</sub> |
| 123 | V <sub>DD</sub> | 124 | V <sub>DD</sub> | 253 | SCL                | 254 | SDA             |
| 125 | A8              | 126 | A5              | 255 | V <sub>DDSPD</sub> | 256 | SA0             |
| 127 | A6              | 128 | A4              | 257 | V <sub>PP</sub>    | 258 | V <sub>TT</sub> |
| 129 | V <sub>DD</sub> | 130 | V <sub>DD</sub> | 259 | V <sub>PP</sub>    | 260 | SA1             |

**Note:**


1. Pin 110, 157 and 161 are defined as NC for single rank module.
2. Pin 113 is defined as NC for x16 based module.

## Table 7 - Pin Description

| Pin Name              | Description                                               | Pin Name              | Description                                               |
|-----------------------|-----------------------------------------------------------|-----------------------|-----------------------------------------------------------|
| V <sub>DD</sub>       | SDRAM I/O & Core Power Supply                             | V <sub>PP</sub>       | SDRAM Activating Power Supply                             |
| V <sub>REFCA</sub>    | SDRAM Command/Address Reference Supply                    | V <sub>TT</sub>       | SDRAM I/O Termination Supply                              |
| V <sub>SS</sub>       | Power Supply Return (Ground)                              | BG[1:0]               | SDRAM Bank Group Select                                   |
| BA[1:0]               | SDRAM Bank Select                                         | A[16:0]               | SDRAM Address Bus                                         |
| CS[1:0] <sub>n</sub>  | Rank Select Line                                          | ODT[1:0]              | SDRAM On-Die Termination Control Line                     |
| CKE[1:0]              | SDRAM Clock Enable Line                                   | RAS <sub>n</sub>      | SDRAM Row Address Strobe                                  |
| CAS <sub>n</sub>      | SDRAM Column Address Strobe                               | WE <sub>n</sub>       | SDRAM Write Enable                                        |
| ACT <sub>n</sub>      | SDRAM Activate                                            | PARITY                | SDRAM Parity Input                                        |
| CK[1:0] <sub>t</sub>  | SDRAM Clock<br>(Positive line of Differential pair)       | CK[1:0] <sub>c</sub>  | SDRAM Clock<br>(Negative line of Differential pair)       |
| DQS[7:0] <sub>t</sub> | SDRAM Data Strobe<br>(Positive line of Differential pair) | DQS[7:0] <sub>c</sub> | SDRAM Data Strobe<br>(Negative line of Differential pair) |
| D[63:0]               | DIMM Memory Data Bus                                      | DM[7:0] <sub>n</sub>  | SDRAM Data Mask                                           |
| DBI[7:0] <sub>n</sub> | SDRAM Data Bus Inversion                                  | ALERT <sub>n</sub>    | SDRAM /ALERT                                              |
| RESET <sub>n</sub>    | Set SDRAMs to a Known State                               | V <sub>DDSPD</sub>    | SPD Positive Power Supply                                 |
| SA[2:0]               | EEPROM Address Input                                      | SCL                   | EEPROM Bus Clock                                          |
| SDA                   | EEPROM Data Line                                          | NC                    | Spare Pin (No Connect)                                    |

## Module Dimension

Figure 1 – 260 Pin DDR4 Unbuffered SODIMM



| Symbol | MIN         | NOM   | MAX   |
|--------|-------------|-------|-------|
| A      | 29.85       | 30.00 | 30.15 |
| A1     | 6.00 BASIC  |       |       |
| A3     | 17.85       | 18.00 | 18.15 |
| D      | 69.45       | 69.60 | 69.75 |
| D2     | 65.60 BASIC |       |       |
| D3     | 1.375 BASIC |       |       |
| D4     | 1.125 BASIC |       |       |
| D5     | 3.50 BASIC  |       |       |
| e1     | 35.50 BASIC |       |       |
| e2     | 28.50 BASIC |       |       |
| E      |             |       | 3.70  |

Notes:

1. All dimensioning and tolerancing conform to ASME Y14.5M-1994.
2. Tolerance on all dimensions is  $\pm 0.15$  unless otherwise specified.
3. All dimensions are in millimeter.

## Revision History

| Revision | Descriptions                                                                        | Release Date |
|----------|-------------------------------------------------------------------------------------|--------------|
| 1.0      | Initial release                                                                     | Jul, 2023    |
| 2.0      | Update the supported speed                                                          | Aug, 2023    |
| 3.0      | 1. Revise the PCB Revision from A to B<br>2. Update the Pin Assignment table format | Jun, 2025    |
| 4.0      | Add "DDR4-3200" into supported speed                                                | Jul, 2025    |