
QorIQ TWR-LS1021A Reference Manual

Supports

LS1021A

LS1020A

LS1022A

TWR-LS1021ARM

Rev. 3

11/2017



How to Reach Us:**Home Page:**nxp.com**Web Support:**nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address:

nxp.com/SalesTermsandConditions

NXP, the NXP logo, Freescale, the Freescale logo, CodeWarrior, and QorIQ are trademarks of NXP B.V. All other product or service names are the property of their respective owners. Arm, Cortex, and TrustZone are registered trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

© 2017 NXP B.V.



Contents

Paragraph Number	Title	Page Number
---------------------	-------	----------------

Chapter 1 LS1021A/LS1020A Overview

1.1	Related documentation	1-1
1.2	Silicon features	1-1
1.3	Board features	1-2
1.4	Block diagram	1-4
1.5	Lead-Free/RoHS	1-6

Chapter 2 Architecture

2.1	Processor	2-2
2.2	Power	2-2
2.2.1	Power supply block diagram	2-3
2.2.2	Fuse programming power	2-4
2.3	Deep sleep control	2-5
2.4	Reset	2-5
2.5	Device configuration	2-6
2.6	Clocks	2-6
2.6.1	SYSCLK / DDRCLK	2-7
2.6.1.1	Single-source SYSCLK	2-8
2.6.2	SerDes clocks	2-8
2.6.3	Ethernet and USB clocks	2-8
2.7	Memory controllers	2-8
2.8	SerDes port	2-9
2.8.1	PCI Express support	2-10
2.8.2	SGMII support	2-11
2.8.3	SATA support	2-11
2.8.4	SerDes configuration and setup	2-11
2.9	Ethernet controllers	2-12
2.10	Ethernet management interface	2-12
2.10.1	IEEE 1588 support	2-13
2.11	USB interface	2-14
2.11.1	USB configuration and setup	2-15
2.12	Local bus	2-15
2.12.1	IFC chip select	2-16
2.12.2	Memory map	2-16
2.12.3	Virtual banks	2-16
2.13	Display controller port	2-17

Contents

Paragraph Number	Title	Page Number
2.13.1	Programming display control unit (2D-ACE)	2-18
2.14	I2C interface	2-18
2.15	SPI interface.....	2-20
2.15.1	SPI interface configuration and setup	2-21
2.16	SDHC interface	2-22
2.17	Interrupt controller.....	2-22
2.18	Serial ports	2-24
2.18.1	UART configuration and setup	2-24
2.19	Audio port	2-24
2.20	JTAG interface	2-25
2.21	GPIO pins	2-26
2.22	Monitoring LEDs.....	2-27
2.23	CMSIS-DAP interface	2-27

Chapter 3 Tower Elevator Connections

3.1	Overview.....	3-1
3.2	Supported TWR modules.....	3-7
3.2.1	TWR-IND-IO.....	3-8
3.2.2	TWR-SER2.....	3-9
3.2.3	TWR-EtherCAT-SLV	3-10
3.2.4	TWR-MC-LV3PH.....	3-10
3.2.5	TWR-LCD	3-12
3.2.6	TWR-LCD-RGB.....	3-13

Chapter 4 CPLD System Controller Architecture

4.1	CPLD key features.....	4-1
4.2	Reset.....	4-2
4.3	CPLD register map	4-3
4.3.1	Memory map.....	4-3
4.3.2	BCSR registers map.....	4-3
4.4	LCD FDI translator	4-7

Chapter 5 Board Configuration and Debug Support

5.1	TWR-LS1021A board drawings.....	5-1
5.2	Switch configuration.....	5-2



Contents

Paragraph Number	Title	Page Number
5.3	CMSIS-DAP debug support	5-4



Contents

Paragraph Number	Title	Page Number
---------------------	-------	----------------

Chapter 1

LS1021A/LS1020A Overview

The QorIQ LS1021A tower system module (TWR-LS1021A) is a cost-effective, high-performance system supporting the LS1021A processor, which is based on the dual Arm® Cortex-A7 cores of speeds up to 1.2 GHz. The TWR-LS1021A board features an integrated onboard probe along with the third-party platforms developed by the NXP's embedded board solution partners. The board is optimized to support a high-bandwidth DDR3L memory and the high-speed SerDes ports. The TWR-LS1021A system is lead-free and RoHS-compliant.

The board additionally provides the support for a pin-compatible subset device, an LS1020A processor. Throughout this document, the references to the LS1021A processor should be presumed equally applicable to the LS1020A processor, unless otherwise noted. Similarly, the references to the TWR-LS1021A board applies equally to the TWR-LS1020A board.

1.1 Related documentation

[Table 1-1](#) lists and describes the additional documents and resources that you can refer, for more information on the TWR-LS1021A board.

Some of the documents listed below may be available only under a non-disclosure agreement (NDA). To request access to these documents, contact your local field applications engineer or sales representative.

Table 1-1. Related documentation

Document	Description
LS1021A QorIQ Advanced Multicore Processor Data Sheet (document number: LS1021A)	This document lists the electrical characteristics, hardware design considerations, pin assignments, package information, and ordering information for the LS1021A processor
LS1021A QorIQ Integrated Multicore Processor Reference Manual (document number: LS1021ARM)	This document describes the LS1021A QorIQ multicore processor and its features, such as memory map, serial interfaces, power supply, chip features, and clock information
The SystemID Format for Power Architecture™ Development Systems (document number: AN3638)	This document describes the SystemID, a non-volatile memory device implemented on the NXP Power Architecture™ technology-based evaluation and development platforms
QorIQ TWR-LS1021A Getting Started Guide (document number: TWR-LS1021AGS)	This document describes how to connect the TWR-LS1021A board and verify its basic operation. This document shows the settings for switches, connectors, jumpers, push buttons, and LEDs, and the instructions for connecting the peripheral devices.
MBED documents	See http://mbed.org/

NOTE

NXP does not own the *MBED documents* and it is mentioned solely for the reference purposes.

1.2 Silicon features

An LS1021A/LS1020A processor includes the following functions and features:

- Two (LS1021A) Arm® Cortex®-A7 cores based on the Harvard architecture including the AMBA4 MPCore™ Virtualization, each with separate error-correcting code (ECC) protected L1 32 KB I cache memory and 32 KB D cache memory and an ECC protected shared 512 KB L2 cache memory.
 - Up to 1.2 GHz at 1.0 V with 32-bit ISA support
 - Three levels of instructions: User, supervisor, and hypervisor
 - Independent boot and reset
 - Secure boot capability with the QorIQ Trust Architecture and Arm TrustZone support
- Hierarchical interconnect fabric
 - Cache coherency interconnect (CCI-400)
- 16-bit/32-bit DDR3LP/DDR4 SDRAM memory controller with an ECC protection
- Encryption/Decryption (SEC 5.x)
- RegEx pattern matching (PME 2)
- VeTSEC Ethernet interfaces
 - Three 1 Gbit/s Ethernet controllers with IEEE 1588
- High speed peripheral interfaces
 - Two PCI Express 2.0 controllers/ports running at up to 5 GHz
- Additional peripheral interfaces
 - One SATA3 controller supporting up to 6 Gbit/s operation
 - One USB 2.0/3.0 controller with integrated PHY, and one USB 2.0 controller with ULPI interface
 - SD/SDXC/eMMC
 - Two SPI controllers and one QuadSPI controller
 - Three I2C controllers
 - Four 16550 compliant UARTs and six LPUARTs
 - Integrated flash controller (IFC)
 - Integrated LCD controller 2D-ACE (only on LS1021A)
 - Four FlexCAN controllers (only on LS1021A)
- Multicore programmable interrupt controller (PIC)
- One 8-channel DMA engine
- QUICC Engine block (only on LS1021A)
 - 32-bit RISC controller for flexible support of the communications peripherals
 - Serial DMA channel to receive and transmit on all serial channels
 - Two universal communication controllers supporting TDM, HDLC, UART, and ISDN

1.3 Board features

The features of the TWR-LS1021A reference board are as follows:

- SerDes connections

- Four lanes supporting:
 - PCI Express: Gen 1 and Gen 2 support
 - SGMII
 - SATA 2.0/3.0
 - Integrated USB3 PHY features dedicated SerDes lane
- DDR controller
 - Supports up to 1600 MHz data-rate
 - Supports 1 GB unbuffered DDR3L SDRAM discrete devices (32-bit bus)
 - DDR power supplies 1.35 V to all devices with an automatic tracking of the termination voltage (VTT)
- IFC/Local bus
 - NOR: 16-bit, multiplexed, up to 128 MB
 - NOR devices support two virtual banks
 - CPLD: Supports 8-bit registers to configure some mux/demux selection
- Ethernet
 - One onboard RGMII 10 G/100 G/1 G Ethernet port
 - IEEE 1588 test header on board
 - Two onboard SGMII 10 G/100 G/1 G Ethernet ports
- System Logic CPLD
 - System power and reset sequencing management
 - LCD 2-bit FDI to 1-bit conversion
 - IFC address/data multiplexed signals latch
 - Mux/demux function signal (for example, CAN3/4_TX/RX, LCD, and UCC)
 - Level shifter (for example, USB2 signals)
 - NOR bank selection logic
- Clocks
 - System and DDR clock (SYSCLK, DDRCLK)
 - Supports 100 MHz single-ended clock for the system clock (SYSCLK). SYSCLK can be switched to another frequency (66/80/83 MHz) in hardware but to support that frequency, you need to rebuild the software.
 - 100 MHz new single-source DIFF_SYCLK_/DIFF_SYCLK_N input to the processor which supports the core/platform SYSCLK, DDR controller (DDRCLK), and USB controller (USBCLK)
 - SerDes clocks
 - Provides clocks to all SerDes blocks and slots
 - 100 MHz or 125 MHz
- Power supplies
 - Dedicated regulator for VDD, VDDC, and DDR GVDD

- DDR3 power supply for GVDD: 1.35 V
 - VTT/MVREF automatic operating voltage tracking
- Dedicated regulators/filters for AVDD supplies
- Dedicated regulators for other supplies: OVDD, BVDD, DVDD, LVDD, POVDD, and so on
- Video
 - TWR-LCD module supporting a 3.2” QVGA TFT LCD display
 - TWR-LCD-RGB module supporting a 4.3” WQVGA TFT LCD display
 - LCD controller (2D-ACE) supporting video at up to 1280x1024x32 bpp
 - Silicon Image SiI9022A for HDMI connection on board
- USB
 - Two USB 3.0 type A ports
 - Two USB 2.0 connection on the two mini PCI Express connectors
 - One USB 2.0 ULPI port by the TWR-SER2 module
- SDHC
 - SDHC port direct connection to a full SD/MMC slot
- EEPROM
 - DDR SPD configuration
 - Board MAC address configuration
- MBED
 - Serial-to-USB converter
 - Flash programmer
 - Run-control debug interface and others applications

1.4 Block diagram

This section contains a high-level overview of the LS1021A and LS1020A processors, as well as the TWR-LS1021A/LS1020A platform.

The figures below show the major functional units available in the LS1021A and LS1020A processors.




Figure 1-1. LS1021A block diagram




Figure 1-2. LS1020A block diagram

The figure below shows the overall architecture of the TWR-LS1021A/LS1020A board.




Figure 1-3. TWR-LS1021A/LS1020A block diagram

NOTE

The onboard temperature sensor (ADT7461) is only available on the latest revision of the TWR-LS1021A board (part number: TWR-LS1021A-PC).

1.5 Lead-Free/RoHS

All components are lead-free/RoHS compliant.

Chapter 2

Architecture

The TWR-LS1021A system architectures are primarily determined by the processor, and by the need to evaluate as many of its features as possible, maximizing testability without impacting the ability to deliver an easily usable off-the-shelf software development platform.

The table below lists the major functional blocks of each processor and the associated circuitry for evaluating them, including the references to the specific board-related setup and programming instructions.

Table 2-1. Processor functional blocks

Signal Group	Details	Configuration
Processor	Section 2.1, "Processor"	n/a
Power	Section 2.2, "Power"	n/a
Deep Sleep Control	Section 2.3, "Deep sleep control"	n/a
Reset	Section 2.4, "Reset"	n/a
Configuration	Section 2.5, "Device configuration"	n/a
Clock	Section 2.6, "Clocks"	n/a
Memory Controllers	Section 2.7, "Memory controllers"	n/a
SerDes Ports	Section 2.8, "SerDes port"	Section 2.8.4, "SerDes configuration and setup"
Ethernet	Section 2.9, "Ethernet controllers"	n/a
EMI Ports	Section 2.10, "Ethernet management interface"	n/a
IEEE 1588	Section 2.10.1, "IEEE 1588 support"	n/a
USB	Section 2.11, "USB interface"	Section 2.11.1, "USB configuration and setup"
Local Bus	Section 2.12, "Local bus"	n/a
DIU	Section 2.13, "Display controller port"	n/a
I2C	Section 2.14, "I2C interface"	n/a
SPI	Section 2.15, "SPI interface"	Section 2.15.1, "SPI interface configuration and setup"
SDHC	Section 2.16, "SDHC interface"	n/a
Interrupts	Section 2.17, "Interrupt controller"	n/a
UART	Section 2.18, "Serial ports"	Section 2.18.1, "UART configuration and setup"
Audio	Section 2.19, "Audio port"	n/a
JTAG Port	Section 2.20, "JTAG interface"	n/a
GPIO	Section 2.21, "GPIO pins"	n/a
LEDs	Section 2.22, "Monitoring LEDs"	n/a
MBED	Section 2.23, "CMSIS-DAP interface"	n/a

2.1 Processor

The TWR-LS1021A board supports as many features of the LS1021A as possible, which are described in the following sections. In addition, the TWR-LS1021A board provides the ability to accept the pin-compatible LS1020A processor as well, with changes as noted as necessary. A system installed with a LS1020A processor is referred to as a TWR-LS1020A system. The boards and supporting hardware are all identical, but the ability to use various features depends on the device used.

2.2 Power

The power supply system of the TWR-LS1021A board uses a desktop power supply to provide the required supplies to the processor and peripheral devices. In addition to meet the required power specifications, the following goals guide the power supply architecture:

- Monolithic power supply for VCC (powering internal cores and platform logic)
- DUT-specific power rails instrumentation such that the current measurement is possible
- All power supplies can be sequenced per hardware specifications

The board is powered through a barrel connector from a 5 V @ 5 A DC supply. The mating plug should have an inner diameter of 2.1 mm and outer diameter of 5.5 mm. The figure below shows the polarity of the barrel connector.




Figure 2-1. Power supply barrel connector polarity

The 5 V input is used to generate all voltages on the board. Additionally, when used with the TWR elevators and other TWR peripherals, the TWR-LS1021A board provides the 5 V and 3.3 V power supplies.

The power supplies provided are organized in the general categories and described in the individual sections below. The table below shows a general summary of the power supplies and their features.

Table 2-2. Power supply overview

LS1021A power	Nominal voltage	Voltage range	Adjustment method	Measurement method
VDD / VDDC/ USB1_SDVDD/ USB1_SXVDD/ USB1_SPVDD/ TA_BB_VDD	1.00 V	0.97 - 1.03 V	None, fixed	Meter across low-ohm R
S1VDD	1.00 V	0.97 - 1.03 V		
G1VDD	1.35 V	1.283 - 1.417 V		
VTT/VREF	0.675 V	0.629 - 0.723 V		
X1VDD	1.35 V	1.283 - 1.417 V		
USB_HVDD	3.30 V	3.135 - 3.465 V		
OVDD O1VDD TH_VDD	1.80 V	1.71 - 1.89 V		
LVDD/L1VDD (J21, J22 Pin1-2)	2.5 V	2.375 - 2.625 V		
LVDD/L1VDD (J21, J22 Pin2-3)	3.30 V	3.135 - 3.465 V		
DVDD D1VDD	3.30 V	3.135 - 3.465 V		
BVDD	3.30 V	3.135 - 3.465 V		
EVDD	3.30 V	3.135 - 3.465 V		
PROG_SFP PROG_MTR	1.80 V	1.71 - 1.89 V		

2.2.1 Power supply block diagram

The TWR-LS1021A uses a NXP PMIC VR500 device to provide the power supply to the VDD, VDDC, GVDD, G1VDD, OVDD, O1VDD, and other power rails.

The figure below shows an overview of the power supply on the TWR-LS1021A board.




Figure 2-2. TWR-LS1021A power block diagram

2.2.2 Fuse programming power

A fuse programming power is supplied additionally on the board to allow the customized programming of the ECID fuses. This power is off in normal conditions to prevent the inadvertent fuse programming.

The figure below shows the remaining power supplies.




Figure 2-3. Fuse programming power

2.3 Deep sleep control

The LS1021A processor supports the ability to enter a deep-sleep state. Once the processor is ready for the deep-sleep mode, it causes the power sequencer to begin an orderly shutdown of the several power supplies while the other supplies remain active.

The following activities occur on entering the deep-sleep mode:

- The CPLD interface is prepared to ignore the external signals. For example, some interrupt pins are turned off, so that the CPLD register can mask these from presenting the valid interrupts.
- The DDR interface is prepared for a self-refresh by forcing the RST_MEM_B high, forcing the CKE# *clamp* FETs low, and then gating off the GVDD/VTT/MVREF power to the DUT. Note that the DDR memories remain powered.
- Secondary power supplies are gated to the DUT. Any power supply marked as *sleeps* in the power section diagrams is disabled, or can be gated.

Once the above steps are completed, the system enters a deep-sleep mode. The system software programs timers or interrupt controllers such that important events wake the processor (which can be powered only by VDDC) and the processor decides if it needs to return to the sleep or activate the full power.

2.4 Reset

The reset signals to and from the LS1021A processor and other devices on the TWR-LS1021A board are managed by the complex programmable logic device (CPLD). The figure below shows an overview of the reset architecture.




Figure 2-4. Reset architecture

A reset controller (the reset sequencer) manages the collection of various reset triggers, and then asserts the reset to the internal and external devices as needed. Depending on the type of the reset, not all registers and/or devices goes in reset state. In addition to the functional reset choices, the reset controller manages the timing of the pin-sampled configuration driver logic to insure the hardware-spec compliance. For more information, see “[Section 2.5, “Device configuration”](#)”.

2.5 Device configuration

The processor uses hardware-sampled pins to configure various portions of the device. The remainder are configured from data in the reset configuration word (RCW).

The TWR-LS1021A board configuration pins are described in the table below.

Table 2-3. Configuration options

Configuration signal	Nets sampled	Switch preset	CPLD register	Description
cfg_rcw_src[0:8]	IFC_AD[8:15], IFC_CLE	SW2[1:4]	0x05: cfg_rcw_src1[0:7] 0x06: cfg_rcw_src2[0]	Specifies RCW fetch location by SW2[1:4] decode.
cfg_dram_type	IFC_A[21]	n/a	n/a	Specifies DDR3L or DDR4. Affects GVDD power supply.
cfg_ifc_te	IFC_TE	n/a	n/a	IFC TE signal enable; not normally used.
cfg_gpinput[0:7]	IFC_AD[0:7]	n/a	n/a	Application defined.
cfg_eng_use0	IFC_WE0_B	SW2[6]	n/a	Differential or single ended clock selection.
cfg_eng_use1	IFC_OE_B	n/a	n/a	Reserved

2.6 Clocks

The clocks section specify various clocks:

- SYSCLK(single-ended and differential)
- DDRCLK (single-ended)
- SerDes clocks (2 independent options)
- Ethernet clocks
- USB clock

The architecture of the clock section is shown in the figure below.




Figure 2-5. Clock architecture

2.6.1 SYSCLK / DDRCLK

The SYSCLK and DDRCLK clocks are generated by the 6V49205BNLGI clock generator, a programmable frequency synthesizer with hardware presets. This device is strapped to provide 100 MHz to SYSCLK and 67 MHz to DDRCLK during the start up. The LS1021A processor requires a 64 MHz to 100 MHz frequency for both SYSCLK and DDRCLK clocks.

Table 2-4. SYSCLK frequency options

FS[0:1]	SYSCLK	Notes
0 0	66.67 MHz	n/a
0 1	80 MHz	n/a
1 0	100.00 MHz	default
1 1	83.33 MHz	n/a

Table 2-5. DDRCLK frequency options

DDRCLK pin	DDRCLK	Notes
pull-up	66.67 MHz	n/a
pull-down	100.00 MHz	Default on TWR-LS1021A

The spread spectrum clocking (SSC) options are supported for the SYSCLK and DDRCLK clocks by the system management bus (SMBus). Because the SSC reduces the clock rate by reducing the performance somewhat, therefore it is not a preferred operating mode.

2.6.1.1 Single-source SYCLK

A new feature *single-source* clocking is supported on the TWR-LS1021A board. In this mode, a differential clock is supplied to the DIFF_SYCLK_P/DIFF_SYCLK_N inputs to the processor, which is in turn used to supply the clocks to the core and platform (SYCLK), DDR controller (DDRCLK), and USB controller (USBCLK).

2.6.2 SerDes clocks

The LS1021A SerDes port accepts two different differential clock inputs (SD1_REFCLK1 and SD1_REFCLK2), allowing the flexibility to use the different protocols with the different clock rates on the SerDes pins. The clock inputs are provided by the IDT clock generator device, which can generate the required 100.00 MHz or 125.00 MHz frequencies.

2.6.3 Ethernet and USB clocks

The Ethernet clock is also provided by the IDT6V49205BNLGI clock generator device, which supplies the 125.0 MHz frequency to the Ethernet port clock inputs (EC3_GTXCLK_125). Additionally, a 60 MHz reference clock is provided for the USBCLK input from an external USB PHY.

The Ethernet PHY input clocks are also individually supplied by the IDT6V49205BNLGI device.

2.7 Memory controllers

The TWR-LS1021A board supports a high-speed DRAM with 1 GB DDR3L SDRAM discrete devices (32-bit bus). The memory interface includes all the necessary termination and I/O power and it is routed so as to achieve the maximum performance of the memory bus, as shown in the figure below.




Figure 2-6. DDR3L memory architecture

2.8 SerDes port

The LS1021A / LS1020A SerDes block provides four high-speed serial communication lanes supporting a variety of protocols, including:

- SGMII1.25 / 3.125 Gbit/s
- PCI Express (PEX) Gen 11X / 2X / 4X2.5 Gbit/s
- PCI Express (PEX) Gen 21X / 2X / 4X5 Gbit/s
- SATA1X1.5 / 3 / 6 Gbit/s

An overview of the SerDes protocols supported on the LS1021A processor is shown in the table below.

Table 2-6. LS1021A SerDes protocols

Bit value		Protocol	SerDes			
			A	B	C	D
0	0	0x10	PCIe1	SATA	PCIe2	
1	0	0x30	PCIe1	SATA	VeTSec1	VeTsec2
1	1	0x70	PCIe1	SATA	PCIe2	VeTsec2

The software must map the *cfg_srdsl_prctl* field in the RCW to the bits shown in Table 2-6 to the selected SerDes configuration. To assist software in this, the CPLD will map either the RCW[*cfg_srdsl_prctl*] field to these bits (if accessible), or map a DIP switch using the same process. For more information, see Section 2.8.4, “SerDes configuration and setup”.

2.8.1 PCI Express support

The TWR-LS1021A board supports the evaluation of the two PCI Express slots using a mini PCI Express Gen-1 or Gen-2 card. In a few specialized cases (0x10 protocol), two PCI Express controllers are routed to one PCI Express slot. This mode is designed for use with a specialized breakout card, and should never be enabled with a normal PCI Express cards installed on the board.

For supporting this specific x2 mini PCI Express card, one of the connectors has some additional signals. An expansion connector is used to support the x2 mini PCIE card on the board.

The pinout of the side-band connector is shown in the table below.

Table 2-7. Specific mini PCIe pinout

Signal	Pin		Signal
GND	51	52	+3.3Vaux
RERp1	49	50	GND
RERn1	47	48	+1.5V
GND	45	46	GND
GND	43	44	RETp1
+3.3Vaux	41	42	RETn1
+3.3Vaux	39	40	GND
GND	37	38	USB_D+
GND	35	36	USB_D-
PETp0	33	34	GND
PETn0	31	32	SMB_DATA
GND	29	30	SMB_CLK
GND	27	28	+1.5V
PERp0	25	26	GND
PERn0	23	24	+3.3Vaux
GND	21	22	PERST#
Reserved (UIM_C4)	19	20	W_DISABLE
Reserved (UIM_C48)	17	18	GND
Mechanical Key			
GND	15	16	UIM_VPP
REFCLK+	13	14	UIM_RESET
REFCLK-	11	12	UIM_CLK
GND	9	10	UIM_DATA
CLKREQ#	7	8	UIM_PWR
COEX2	5	6	1.5V

Table 2-7. Specific mini PCIe pinout

Signal	Pin		Signal
COEX1	3	4	GND
WAKE#	1	2	3.3Vaux

2.8.2 SGMII support

The TWR-LS1021A board supports the SGMII protocol for serialized Ethernet PHYs. Ethernet data is carried over the SerDes lanes. On TWR-LS1021A, two Atheros AR8033 PHY are used to support SGMII mode.

NOTE

If you enable both of the SGMII ports, it is recommended to use the 0x30 SerDes protocol.

2.8.3 SATA support

The TWR-LS1021A board supports a serial advanced technology attachment (SATA) bus interface through the onboard SATA headers. The LS1021A processor can support a SATA 3.0 protocol with the maximum 6 Gbit/s data rate.

2.8.4 SerDes configuration and setup

The SerDes multiplexers require the initialization of several CPLD register bits. You can override the presets at any time using the software programming.

Table 2-8. SerDes configuration

Configuration signal	Controls	Value	Description
None	REG: 0x0D	0x06	Lane A PCIe#1 (x1) Lane B SATA Lane C PCIe#2 (x1) Lane D SGMII 2
		0x04	Lane A PCIe#1 (x1) Lane B SATA x1 Lane C SGMII1 Lane D SGMII 2
		0x02	Lane A PCIe#1 (x1) Lane B SATA Lane C-D PCIe#2 (x2)

2.9 Ethernet controllers

The TWR-LS1021A supports three Ethernet Controllers (EC) which can connect to the Ethernet PHYs using the MII or RGMII protocols. The EC3 port can operate in RGMII mode and is always on, while the EC2 and EC1 ports only operates in SGMII mode. All three ports connects to the Atheros AR8033 PHYs.

The connections and routing for the TSEC are summarized in the table below.

Table 2-9. Ethernet port locations

EC	Mode	Interface voltage	PHY address	Connector location	Status indicator
EC1	SGMII	S1VDD/X1VDD (1.0V/1.35V)	2	P1 Bottom	R: Transmit or Receive activity L: Link (1000M)
EC2	SGMII	S1VDD/X1VDD (1.0V/1.35V)	0	P1 Top	R: Transmit or Receive activity L: Link (1000M)
EC3	RGMII	LVDD (2.5V)	1	U20	L: Transmit or Receive activity R: Link (Any speed)

The drives and associated PHY devices work with a 125.00 MHz clock from one of various sources. For more information on Ethernet clocking, see [Section 2.6, “Clocks”](#).

2.10 Ethernet management interface

The EMI routing architecture is shown in the figure below.




Figure 2-7. Ethernet MII routing

2.10.1 IEEE 1588 support

The LS1021A/LS1020A processor supports the IEEE 1588 precision time protocol (PTP). This facility works in tandem with the internal Ethernet controllers to time-stamp incoming packets. This is supported at a basic level with an internal logic and the use of a precision 125.00 MHz reference clock, accurate to ± 25 ppm. The figure below shows an overview of the IEEE 1588 block.




Figure 2-8. IEEE-1588 interface overview

2.11 USB interface

The TWR-LS1021A/LS1020A board supports one integrated USB 3.0 (USB1) and one USB 2.0 (USB2) controllers that allow the direct connection to the USB ports with the appropriate protection circuitry and power supplies. The figure below shows the USB architecture on the board.




Figure 2-9. USB architecture

The power for the ports is provided through a Maxim MAX1588 switch, which supplies a 5 V power at a current up to 1.2 A per port. The power enabled and power-fault-detect pins are connected directly to the LS1021A/LS1020A processor for an individual port management.

2.11.1 USB configuration and setup

The USB block requires no board-specific setup or programming.

2.12 Local bus

The LS1021A / LS1020A integrated flash controller (IFC), also called a *local bus*, supports a 32-bit addressing and an 8/16-bit data widths for a variety of devices. The figure below shows an overview of the IFC bus.




Figure 2-10. IFC architecture

The table below lists the devices available on the IFC bus supported on the TWR-LS1021A board.

Table 2-10. IFC devices

IFC device	Manufacturer	Part number	Description
NOR	Micron	MT28EW01GABA1HJS-0SIT	1Gb (128 MB) 110 ns parallel NOR flash.
ELEV	NXP	TWR-ELEV, TWR-LCD	Supports TWR-LCD module using an IFC bus
CPLD BCSR	NXP	n/a	Board control and status registers

2.12.1 IFC chip select

The IFC chip select signals supported on the board are listed the table below.

Table 2-11. IFC chip select mapping

Device	NOR Flash	CPLD	ELEV -C78 pin	ELEV -C77 pin	ELEV -C76 pin
CS mapping	CS0	CS1	CS1	CS2	CS3

NOTE

The IFC CS2 and CS3 are multiplexed with the I2C3 serial clock line (SCL) and serial data line (SDA) lanes, the selection is done through the CPLD logic device.

2.12.2 Memory map

The memory addresses are defined by the software and rearranged externally by the `cfg_lmap` functions, with many possible memory maps. The default memory map is shown in the table below reflects the selection of the first line in the [Table 2-11](#) (with the NOR flash as the boot device).

Table 2-12. IFC 32-bit address mapping

32-bit address range	Size	Device	IFC_CS	Description
0x8000_0000 - 0xBFFF_FFFF	1 GB	DDR DRAM	-	
0x0100_0000 - 0x0FFF_FFFF	240 MB	CCSR space	-	
0x7FB0_0000 - 0x7FB0_FFFF	64 KB	CPLD registers	1	
0x6000_0000 - 0x67FF_FFFF	128 MB	3.3 V NOR flash	0	
Note: This address is only valid if the boot software is programmed to opt it for implementation. You need to check the software documentation for the available memory map.				

2.12.3 Virtual banks

The *virtual bank* feature is available when the NOR flash is selected as the device connected to the IFC_CS0_B lane on the board. In such case, the value is divided in two banks by the XOR gates, which toggle the most significant bits (MSB) of the NOR flash address, as shown in the figure below.




Figure 2-11. NOR flash virtual bank address XOR

2.13 Display controller port

The LS1021A processor has an internal display control unit (2D ACE), suitable for driving the videos at a resolution up to X VGA (1024 x 768 x 24 bpp x 60 Hz). The higher resolutions such as UXGA may be possible depending on the overall system memory bandwidth. The display buffer resides in the main memory with an RGB pixel data streaming-out at a rate sufficient to maintain the LCD raster. The display control unit (DCU) handles all the raster generation and all that remains is to convert the data stream into a format suitable for the liquid-crystal display (LCD) units.

The DCU hardware signals are extracted from the QE_TDM port and then drives either DVI or HDMI ports onboard as in the figure below.




Figure 2-12. DIU architecture

NOTE

The DIU is an output-only port, so the multiple levels of multiplexing and translation do not effect the output as long as good signal integrity is maintained.

2.13.1 Programming display control unit (2D-ACE)

The DCU needs to be programmed to generate the pixel data/clock/enables in order to properly drive the selected encoder. Use the settings listed below to generate therequired pixel data/clock/enables, for the specific encoder information see the sections below.

- Program the DCU with the following settings:
 - A raster (framebuffer) width, height, and depth
 - An *Area Of Interest*, often just equal to the display width and height.
- Pixel clock within the limits of the monitor
- Horizontal and vertical sync parameters with the following settings:
 - Polarity (generally positive, but not always)
 - Front/back *porch* - the interval between the sync transitions and active pixel data (usually one or two pixel clocks (HSYNC) or one or two lines (VSYNC) are sufficient)
 - Sync assertion time - display width (in pixels) + front and back porch (in pixels), plus the sync assertion time should be approximately equal to the monitor stated horizontal timing parameter (which might be in units of microseconds, pixels, or Hz). A similar process is used for the vertical timing.

The DCU block are configured as described in the table below.

Table 2-13. DIU configuration

Configuration signal	Controls	Value	Description
cfg_mux_qetdm_diu0	SW: SW3[6] REG:0x0C	0	QE TDM signals are routed to the DCU block.
		1	QE TDM signals are routed to the UCC block.

2.14 I2C interface

The LS1021A/LS1020A processor supports up to four I2C buses.

The figure below shows the I2C subsystem connection. The devices available on each I2C bus segment are listed in [Table 2-14](#).




Figure 2-13. I2C architecture

The I2C bus device addresses are summarized in the table below.

Table 2-14. I2C bus device map

I2C bus	7-bit address	Description	Device	Notes
All	-		I2C Master	
I2C2	0x08	VR500 PMIC	MC34VR500V1ES	
	0x0A	Audio Codec	SGTL5000	
	0x39, 0x3D	HDMI Transmitter	SiI9022A	
	0x52 0x53	0x52(256 bytes): SPD 0x53(256 bytes): SystemID	512 bytes EEPROM: CAT24C05	DIMM SPD Stores board specific data, including MAC addresses, serial number/errata, etc. Write protectable.
	-		miniPCIe1 Slot	Slave address depends on miniPCIe cards on the slot.
	-		TWR-ELEV Pin NO. C7, C8	Slave address depends on TWR modules on the ELEV.

Table 2-14. I2C bus device map (continued)

I2C bus	7-bit address	Description	Device	Notes
I2C1	0x69	Clock generator	6V49205BNLGI	
	0x2C	USB HUB	USB5534B	Default this device is not connected to I2C1 bus.
	-		miniPCle2 Slot	Slave address depends on miniPCle cards on the slot
	0x40	VDD current sensor	INA220AIDGST	
	0x41	VDDC current sensor		
	0x4C	Temperature sensor	ADT7461	Temperature sensor for the processor
I2C3	-		TWR-ELEV Pin NO. A7, A8	Slave address depends on TWR modules on the ELEV.

Note: The 7-bit addresses do not include the R/W bit as an address member, though some datasheets might list 8-bit addresses. For consistency, all I2C addresses are listed with the 7-bits address only.

2.15 SPI interface

The serial peripheral interface (SPI) pins on the LS1021A/LS1020A processor may be used for an off-board SPI device access for various SPI memory devices or SPI controller of the various TWR modules.

The figure below shows the overall connections of the two SPI portions.




Figure 2-14. SPI architecture on TWR-LS1021A board

2.15.1 SPI interface configuration and setup

You can use the CPLD registers and switches on the board to select the SPI2 or LCD/LPUART and SPI1 or IFC interfaces.

Table 2-15. SPI configuration

Configuration signal	Controls	Value	Description
cfg_spi2_lcd	SW: SW3[6]	0	LCD/LPUART
		1	UCC/SPI2
	REG: 0x0A	0	SPI2
		1	LPUART1
	REG: 0x0C	0	LCD
		1	UCC
cfg_ifc_spi1	SW: SW2[7]	0	SPI1
		1	IFC (or I2C3)

2.16 SDHC interface

The LS1021A / LS1020A processor supports an SDHC interface supporting a large variety of devices, both in terms of width as well as the ability to use the special signals to accelerate the data transfer, as listed below:

- MMC cards: 1x, 4x or 8x wide, 3.3 V only
- Legacy MMC cards: 1x, 4x or 8x wide, 3.3 V only
- SDHC card: 1x or 4x wide, 3.3 V only

To handle all these options, the TWR-LS1021A board features a full-size connector which a variety of adapter cards installed.

NOTE

The SDHC_WP and SDHC_CD_N signals are not supported by default, they are multiplexed with I2C2 signals on the board. The board does not support the SD hot plug by default.

The figure below shows the overall connections of the SDHC interface.




Figure 2-15. SDHC architecture

2.17 Interrupt controller

The MPIC pins of the LS1021A/LS1020A processor are typically connected to a variety of devices at the differing voltage settings.

The figure below shows the interrupt architecture.




Figure 2-16. Interrupt architecture

The connection from the external interrupts to the correct MPIC pins is shown in the table below.

Table 2-16. Interrupt connections

Signal names	Connected devices	Note
IRQ0_B	RGMII, SGMII1, SGMII2 interrupt	+1.8 V O1VDD, pull-up on board
IRQ1_B	PMIC VR500, HDMI interrupt	+1.8 V OVDD, Pull-up on board
IRQ2_B	TWR ELEV D62 pin LCD_IRQ_I interrupt	L1VDD, without pull-up on board for TWR-LCD interrupt
IRQ3_B	TWR ELEV D60 or B60 pin (selected by the CPLD register) LCD_IRQ_K interrupt	LVDD, pull-up on board for TWR-LCD interrupt
IRQ4_B	TWR ELEV B61 pin IRQ_SPI interrupt	+3.3 V DVDD, without pull-up on board
IRQ5_B	TWR ELEV B62 pin IRQ_KBI interrupt	+3.3 V DVDD, without pull-up on board
EVT0_B	N/A	Unused, pull up only
EVT1_B	N/A	Unused
EVT2_B	CPLD	Deep sleep control signal
EVT3_B		
EVT4_B		
EVT9_B		




Figure 2-18. Audio port architecture

Though the LS1021A/LS1020A processor supports four full duplex SAI ports up to 30 Mbit/s each, but only the SAI1 port is connected to the NXP SGTL5000-32QFN codec which drives headphone for the I2S, AC97, and codec/DSP interfaces. The SAI1 port is routed to an HDMI transmitter to supply the audio output.

2.20 JTAG interface

The COP/JTAG architecture is shown in the figure below.




Figure 2-19. JTAG/COP connections

The JTAG commands are accepted from the standard COP/JTAG/CCS header, then sent to the LS1021A processor. The JTAG port can be accessed by an external emulator or MBED platform.

The JTAG RST pin connects to the CPLD register to generate a PORESET signals only at the board start-up.

2.21 GPIO pins

The LS1021A processor has no dedicated GPIO pins, instead the GPIO functions are multiplexed internally on the other signals, which must be disabled before using the GPIO functions. Because GPIO is not needed for the board operation. The GPIO interface usage is strictly limited to the validation purposes.

To keep these GPIO pins primary function, the CPLD registers uses the GPIO pin functions for the TWR modules control.

Table 2-18. GPIO mapping

DUT primary function	DUT GPIO function	Description
GPIO	GPIO_3[13]	Connect to the A10 TWR-ELEV pin.
GPIO	GPIO_3[14]	Connect to the B23 TWR-ELEV pin.

Table 2-18. GPIO mapping (continued)

DUT primary function	DUT GPIO function	Description
ASLEEP, RTC, etc	GPIO_1[13:26]	Required for the non-GPIO function.
SDHC_CMD, etc	GPIO_2[04:27]	
EMI_MDC, etc	GPIO_3[00:31]	
EC3_TX_EN, etc	GPIO_4[00:28]	

NOTE

The GPIO input/output (I/O) signals are actively driven to the high or low levels. You can use the software programming to emulate the open-drain drivers by driving 0 in a normal mode, but for driving 1 you need to switch to the ainput mode and let the external pullup to operate.

2.22 Monitoring LEDs

The TWR-LS1021A board contains LEDs that are used to monitor various functions of the system, as listed below.

Table 2-19. LED status monitors

LED	LED Legend	Description	COLOR
D1	POWER	3.3 V power is available on the board	GREEN
D2	SDA	MBED firmware is loaded	GREEN
D5	ASLEEP	ASLEEP state is being asserted	GREEN
RJ45 (U20) right	Link	RGMII PHY is linked	GREEN
RJ45 (U20) left	Activity	RGMII PHY is active	YELLOW
RJ45 (P1) left down	Link	SGMII1 PHY is linked	GREEN
RJ45 (P1) right down	Activity	SGMII1 PHY is active	YELLOW
RJ45 (P1) left up	Link	SGMII2 PHY is linked	GREEN
RJ45 (P1) right up	Activity	SGMII2 PHY is active	YELLOW

2.23 CMSIS-DAP interface

This section describes the CMSIS-DAP (also called MBED) interface on the TWR-LS1021A board. A CMSIS-DAP interface is an open-standard serial and debug adapter. It bridges the serial and debug communications between a USB host and an embedded target processor as shown in the figure below.




Figure 2-20. CMSIS-DAP architecture

The CMSIS-DAP is managed by a Kinetis K20 MCU built on the Arm® Cortex®-M4 core. The Kinetis K20 includes an integrated USB controller that can operate at a clock rate up to 50 MHz. The CMSIS-DAP interface includes a status LED and a pushbutton. The pushbutton asserts the reset signal to the target processor. The GPIO signals provide an interface to a JTAG debug port on the target processor. The signal connections are available to implement a UART serial channel on the board.

The CMSIS-DAP features a mass storage device (MSD) bootloader, which provides a quick and easy mechanism for loading the different CMSIS-DAP applications such as the flash programmers, run-control debug interfaces, serial-to-USB converters, and so on.

Chapter 3

Tower Elevator Connections

This section describes the tower elevator pinouts available on the TWR-LS1021A board.

3.1 Overview

The TWR-LS1021A board features two expansion card-edge connectors that interface to the primary and secondary elevator boards in the tower system. The primary connector (comprised of sides A and B) is utilized by the TWR-LS1021A board while the secondary connector (comprised of sides C and D) makes connections to the LCD and ULPI signals. The table below lists the pinout for the primary connectors.

[Table 3-2](#) lists the pinout for the secondary connectors on the board.

Table 3-1. TWR-LS1021A primary connector pinout

Pin	Side B		Pin	Side A	
	Name	Usage		Name	Usage
B1	5 V	5.0 V	A1	5 V	5.0 V
B2	GND	Ground	A2	GND	Ground
B3	3.3 V	3.3 V	A3	3.3 V	3.3 V
B4	ELE_PS_SE NSE	Elevator power sense	A4	3.3 V	3.3 V
B5	GND	Ground	A5	GND	Ground
B6	GND	Ground	A6	GND	Ground
B7	SDHC_CLK / SPI1_CLK	SPI1_SCK	A7	SCL0	I2C3_SCL
B8	SDHC_D3 / SPI1_CS1_b	SPI1_CS1_B	A8	SDA0	I2C3_SDA
B9	SDHC_D3 / SPI1_CS0_b	SPI1_CS0_B	A9	GPIO9 / CTS1	LPUART1_CTS1
B10	SDHC_CMD / SPI1_MOSI	SPI1_SOUT	A10	GPIO8 / SDHC_led	FTM1_QD_PHA_ GPIO3_13
B11	SDHC_D0 / SPI1_MISO	SPI1_SIN	A11	GPIO7 / SD_WP_DET	ELEV_GPIO07_A 11
B12	ETH_COL		A12	ETH_CRS	
B13	ETH_RXER		A13	ETH_MDC	
B14	ETH_TXCLK		A14	ETH_MDIO	
B15	ETH_TXEN		A15	ETH_RXCLK	
B16	ETH_TXER		A16	ETH_RXDV	
B17	ETH_TXD3		A17	ETH_RXD3	
B18	ETH_TXD2		A18	ETH_RXD2	

Table 3-1. TWR-LS1021A primary connector pinout (continued)

Pin	Side B		Pin	Side A	
B19	ETH_TXD1		A19	ETH_RXD1	
B20	ETH_TXD0		A20	ETH_RXD0	
B21	GPIO1 / RTS1	LPUART1_RT S1	A21	SSI_MCLK	
B22	GPIO2 / SDHC_D1	GPIO_BRAK E_CTR	A22	SSI_BCLK	
B23	GPIO3	GPIO_ASIC_ RST	A23	SSI_FS	
B24	CLKIN0		A24	SSI_RXD	
B25	CLKOUT1		A25	SSI_TXD	
B26	GND	Ground	A26	GND	Ground
B27	AN7		A27	AN3	
B28	AN6		A28	AN2	
B29	AN5		A29	AN1	
B30	AN4		A30	AN0	
B31	GND	Ground	A31	GND	Ground
B32	DAC1		A32	DAC0	
B33	TMR3		A33	TMR1	FTM_ENC_PHAS E_B
B34	TMR2	FTM_ENC_IN DEX	A34	TMR0	FTM_ENC_PHAS E_A
B35	GPIO4	GPIO_ASIC_ EEPROM_LO ADED	A35	GPIO6	ELEV_GPIO06_A 35
B36	3.3 V	3.3 V	A36	3.3 V	3.3 V
B37	PWM7	FTM1_CH7	A37	PWM3	FTM1_CH3
B38	PWM6	FTM1_CH6	A38	PWM2	FTM1_CH2
B39	PWM5	FTM1_CH5	A39	PWM1	FTM1_CH1
B40	PWM4	FTM1_CH4	A40	PWM0	FTM1_CH0
B41	CANRX0	CAN1_RX	A41	RXD0	CAN2_RX
B42	CANTX0	CAN1_TX	A42	TXD0	CAN2_TX
B43	1WIRE		A43	RXD1	LPUART1_RXD1
B44	SPI0_MISO	SPI2_MISO	A44	TXD1	LPUART1_TXD1
B45	SPI0_MOSI	SPI2_MOSI	A45	VSS	
B46	SPI0_CS0_b	SPI2_CS0_B	A46	VDDA	

Table 3-1. TWR-LS1021A primary connector pinout (continued)

Pin	Side B		Pin	Side A	
B47	SPI0_CS1_b	SPI2_CS1_B	A47	VREFA1	CAN3_RX
B48	SPI0_CLK	SPI2_CLK	A48	VREFA2	CAN3_TX
B49	GND	Ground	A49	GND	Ground
B50	SCL1		A50	GPIO14	
B51	SDA1	ELEV_GPIO_B51	A51	GPIO15	
B52	GPIO5 / SD_CARD_DET	ELEV_GPIO05_B52	A52	GPIO16	
B53	USB0_DP_PDOWN		A53	GPIO17	
B54	USB0_DM_PDOWN		A54	USB0_DM	
B55	IRQ_H		A55	USB0_DP	
B56	IRQ_G		A56	USB0_ID	
B57	IRQ_F		A57	USB0_VBUS	
B58	IRQ_E		A58	TMR7	
B59	IRQ_D		A59	TMR6	
B60	IRQ_C	IRQ_C	A60	TMR5	
B61	IRQ_B	IRQ_SPI	A61	TMR4	IFC_TE
B62	IRQ_A	FTM1_FAULT	A62	RSTIN_b	
B63	EBI_ALE / EBI_CS1_b	IFC_AVD	A63	RSTOUT_b	ELEV_RSTOUT
B64	EBI_CS0_b	IFC_CPLD_CS0_B	A64	CLKOUT0	IFC_CLK0
B65	GND	Ground	A65	GND	Ground
B66	EBI_AD15	IFC_AD15	A66	EBI_AD14	IFC_AD14
B67	EBI_AD16	CPLD_A16	A67	EBI_AD13	IFC_AD13
B68	EBI_AD17	IFC_A17	A68	EBI_AD12	IFC_AD12
B69	EBI_AD18	IFC_A18	A69	EBI_AD11	IFC_AD11
B70	EBI_AD19	IFC_A19	A70	EBI_AD10	IFC_AD10
B71	EBI_R/W_b	IFC_WE_B	A71	EBI_AD9	IFC_AD09
B72	EBI_OE_b	IFC_OE	A72	EBI_AD8	IFC_AD08
B73	EBI_D7		A73	EBI_AD7	IFC_AD07
B74	EBI_D6		A74	EBI_AD6	IFC_AD06

Table 3-1. TWR-LS1021A primary connector pinout (continued)

Pin	Side B		Pin	Side A	
B75	EBI_D5		A75	EBI_AD5	IFC_AD05
B76	EBI_D4		A76	EBI_AD4	IFC_AD04
B77	EBI_D3		A77	EBI_AD3	IFC_AD03
B78	EBI_D2		A78	EBI_AD2	IFC_AD02
B79	EBI_D1		A79	EBI_AD1	IFC_AD01
B80	EBI_D0		A80	EBI_AD0	IFC_AD00
B81	GND	Ground	A81	GND	Ground
B82	3.3 V	3.3 V	A82	3.3 V	3.3 V

Table 3-2. TWR-LS1021A secondary connector pinout

Pin	Side B		Pin	Side A	
	Name	Usage		Name	Usage
D1	5 V	5.0 V	C1	5 V	5.0 V
D2	GND	Ground	C2	GND	Ground
D3	3.3 V	3.3 V	C3	3.3 V	3.3 V
D4	ELE_PS_SE NSE	Elevator power sense	C4	3.3 V	3.3 V
D5	GND	Ground	C5	GND	Ground
D6	GND	Ground	C6	GND	Ground
D7	SPI2_CLK		C7	SCL2	I2C2_SCL
D8	SPI2_CS1		C8	SDA2	I2C2_SDA
D9	SPI2_CS0		C9	GPIO25	ELEV_GPIO25_C 9
D10	SPI2_MOSI		C10	USB_STOP	USB2_STP
D11	SPI2_MISO		C11	USB_CLK	USB2_CLK
D12	ETH_COL		C12	GPIO26	
D13	ETH_RXER		C13	ETH_MDC	
D14	ETH_TXCLK		C14	ETH_MDIO	
D15	ETH_TXEN		C15	ETH_RXCLK	
D16	GPIO18		C16	ETH_RXDV	
D17	GPIO19		C17	GPIO27	
D18	GPIO20		C18	GPIO28	
D19	ETH_TXD1		C19	ETH_RXD1	

Table 3-2. TWR-LS1021A secondary connector pinout

Pin	Side B		Pin	Side A	
D20	ETH_TXD0		C20	ETH_RXD0	
D21	ULPI_NEXT/ USB1_DM	USB2_NXT	C21	ULPI_DATA0/USB3 _DM	USB2_D0
D22	ULPI_DIR/US B1_DP	USB2_DIR	C22	ULPI_DATA1/USB3 _DP	USB2_D1
D23	UPLI_DATA5/ USB2_DM	USB2_D5	C23	ULPI_DATA2/USB4 _DM	USB2_D2
D24	ULPI_DATA6/ USB2_DP	USB2_D6	C24	ULPI_DATA3/USB4 _DP	USB2_D3
D25	ULPI_DATA7	USB2_D7	C25	ULPI_DATA4	USB2_D4
D26	GND	Ground	C26	GND	Ground
D27	LCD_HSYNC / LCD24	LCD_RGB_H SYNC	C27	AN11	
D28	LCD_VSYNC / LCD25	LCD_RGB_V SYNC	C28	AN10	
D29	AN13		C29	AN9	
D30	AN12		C30	AN8	
D31	GND	Ground	C31	GND	Ground
D32	LCD_CLK / LCD26	LCD_CLK_O UT	C32	GPIO29	UCC1_DCD
D33	TMR11		C33	TMR9	
D34	TMR10		C34	TMR8	
D35	GPIO21		C35	GPIO30	UCC3_DCD
D36	3.3 V	3.3 V	C36	3.3 V	3.3 V
D37	PWM15	LCD_PWM	C37	PWM11	
D38	PWM14		C38	PWM10	CLK_IN_QE
D39	PWM13		C39	PWM9	
D40	PWM12		C40	PWM8	
D41	CANRX1	CAN4_RX	C41	RXD2 / TSI0	UCC1_RXD
D42	CANTX1	CAN4_TX	C42	TXD2 / TSI1	UCC1_TXD
D43	GPIO22	ELEV_GPIO2 2_D43	C43	RTS2 / TSI2	UCC1_RTS_B
D44	LCD_OE / LCD27	LCD_DP_DE	C44	CTS2 / TSI3	UCC1_CTS_B
D45	LCD_D0 / LCD0	LCD_DP0	C45	RXD3 / TSI4	UCC3_RXD

Table 3-2. TWR-LS1021A secondary connector pinout

Pin	Side B		Pin	Side A	
D46	LCD_D1 / LCD1	LCD_DP1	C46	TXD3 / TSI5	UCC3_TXD
D47	LCD_D2 / LCD2	LCD_DP2	C47	RTS3 / TSI6	UCC3_RTS_B
D48	LCD_D3 / LCD3	LCD_DP3	C48	CTS3 / TSI7	UCC3_CTS_B
D49	GND	Ground	C49	GND	Ground
D50	GPIO23		C50	LCD_D4 / LCD4	LCD_DP4
D51	GPIO24		C51	LCD_D5 / LCD5	LCD_DP5
D52	LCD_D12 / LCD12	LCD_DP12	C52	LCD_D6 / LCD6	LCD_DP6
D53	LCD_D13 / LCD13	LCD_DP13	C53	LCD_D7 / LCD7	LCD_DP7
D54	LCD_D14 / LCD14	LCD_DP14	C54	LCD_D8 / LCD8	LCD_DP8
D55	IRQ_P/SPI2_CS2		C55	LCD_D9 / LCD9	LCD_DP9
D56	IRQ_O/SPI2_CS3		C56	LCD_D10 / LCD10	LCD_DP10
D57	IRQ_N		C57	LCD_D11 / LCD11	LCD_DP11
D58	IRQ_M		C58	TMR16	
D59	IRQ_L		C59	TMR15	
D60	IRQ_K	LCD_IRQ_K	C60	TMR14	
D61	IRQ_J		C61	TMR13	
D62	IRQ_I	LCD_IRQ_I	C62	LCD_D15 / LCD15	LCD_DP15
D63	LCD_D18 / LCD18	LCD_DP18	C63	LCD_D16 / LCD16	LCD_DP16
D64	LCD_D19 / LCD19	LCD_DP19	C64	LCD_D17 / LCD17	LCD_DP17
D65	GND	Ground	C65	GND	Ground
D66	EBI_AD20 / LCD42	IFC_ADDR20	C66	EBI_BE3 / LCD28	IFC_WE_B
D67	EBI_AD21 / LCD43	IFC_ADDR21	C67	EBI_BE2 / LCD29	IFC_WE_B
D68	EBI_AD22 / LCD44	PLD2ELEV_A DDR22	C68	EBI_BE1 / LCD30	IFC_WE_B
D69	EBI_AD23 / LCD45	PLD2ELEV_A DDR23	C69	EBI_BE0 / LCD31	IFC_WE_B

Table 3-2. TWR-LS1021A secondary connector pinout

Pin	Side B		Pin	Side A	
D70	EBI_AD24 / LCD46	PLD2ELEV_A DDR24	C70	EBI_TSIZE0 / LCD32	IFC_BCTL_B
D71	EBI_AD25 / LCD47	PLD2ELEV_A DDR25	C71	EBI_TSIZE1 / LCD33	
D72	EBI_AD26 / LCD48	PLD2ELEV_A DDR26	C72	EBI_TS / LCD34	IFC_WE_B
D73	EBI_AD27 / LCD49	PLD2ELEV_A DDR27	C73	EBI_TBST / LCD35	IFC_RB0_B
D74	EBI_AD28 / LCD50	IFC_PAR0	C74	TB_TA / LCD36	IFC_RB1_B
D75	EBI_AD29 / LCD51	IFC_PAR1	C75	EBI_CS4 / LCD37	
D76	EBI_AD30 / LCD52	IFC_ADDR15	C76	EBI_CS3 / LCD38	IFC_CS3_B
D77	EBI_AD31 / LCD53	IFC_ADDR14	C77	EBI_CS2 / LCD39	IFC_CS2_B
D78	LCD_D20 / LCD20	LCD_DP20	C78	EBI_CS1 / LCD40	IFC_CS1_B
D79	LCD_D21 / LCD21	LCD_DP21	C79	GPIO31 / LCD41	
D80	LCD_D22 / LCD22	LCD_DP22	C80	LCD_D23 / LCD23	LCD_DP23
D81	GND	Ground	C81	GND	Ground
D82	3.3 V	3.3 V	C82	3.3 V	3.3 V

3.2 Supported TWR modules

The TWR-LS1021A board is compatible with the TWR-ELEV pinout. The table below lists the supported peripheral modules. Some modules maybe supported but not available in the list. The listed modules show the important features of the LS1021A/LS1020A processor.

Table 3-3. Supported peripheral TWR modules

TWR module	Num	CAN				UCC		LP UA RT1	SPI 2	I2C3	GPIO	IRQ	FTM 1	USB 2.0	LCD	VET SEC 3	IFC
		1	2	3	4	1	3										
TWR-IND-IO	1			✓	✓	✓		✓			1						
	2	✓	✓				✓										

Table 3-3. Supported peripheral TWR modules

TWR module	Num	CAN				UCC		LP UA RT1	SPI 2	I2C3	GPIO	IRQ	FTM 1	USB 2.0	LCD	VET SEC 3	IFC
		1	2	3	4	1	3										
TWR-SER2	1													✓			
TWR-EtherCAT-SLV	1								✓	✓	5	1					
TWR-MC-LV3PH	1								✓	✓	3	2	✓				
TWR-LCD	1								✓								✓
TWR-LCD-RGB	1									✓	2				✓		

The sections below describe how these supported modules signals are connected with the TWR-LS1021A board.

3.2.1 TWR-IND-IO

Table 3-4. Signal connections between TWR-IND-IO and TWR-LS1021A

LS1021A	TWR-ELEV		TWR-IND-IO	
Signal	Signal	Pin	Board1	Board2
LPUART1	RXD1	A43	4wire [RS232]	Jumper open
	TXD1	A44	J8->J16	J8
	RTS1	B21		
	CTS1	A9		
UCC1	RXD2	C41	4wire [Rs485]	Jumper open
	TXD2	C42	J20->J20	J20
	RTS2	C43		
	CTS2	C44		
	DCD2	C32		

Table 3-4. Signal connections between TWR-IND-IO and TWR-LS1021A (continued)

LS1021A	TWR-ELEV		TWR-IND-IO	
UCC3	RXD3	C45	Jumper open	4wire [RS485]
	TXD3	C46	J16	J16->J20
	RTS3	C47		
	CTS3	C48		
	DCD3	C35		
CAN1	CAN0_RX	B41	NP-R10, R11	CAN PHY0
	CAN0_TX	B42		Pop R10, R11
CAN2	RXD0	A41	Jumper open	CAN PHY1
	TXD0	A42	J9	J9->J15
CAN3	CAN1_RX	A47	CAN PHY0	US-SH1, SH2
	CAN1_RX	A48	MS-SH1, SH2	
CAN4	CAN2_RX	D41	CAN PHY1	Jumper open
	CAN2_TX	D42	J15	J9
GPIO	RSTOUT	A63	Reset board	

3.2.2 TWR-SER2

Table 3-5. Signal connections between TWR-SER2 and TWR-LS1021A

LS1021A	TWR-ELEV		TWR-SER2	
Signal	Signal	Pin	Signal	Function
USB 2.0	ULPI_NEXT	D21	ULPI_NEXT	USB330 PHY
	ULPI_DIR	D22	ULPI_DIR	
	ULPI_STOP	C10	ULPI_STOP	
	ULPI_CLK	C11	ULPI_CLK	
	ULPI_DATA0	C21	ULPI_DATA0	
	ULPI_DATA1	C22	ULPI_DATA1	
	ULPI_DATA2	C23	ULPI_DATA2	
	ULPI_DATA3	C24	ULPI_DATA3	
	ULPI_DATA4	C25	ULPI_DATA4	
	ULPI_DATA5	C23	ULPI_DATA5	
	ULPI_DATA6	D21	ULPI_DATA6	
	ULPI_DATA7	D25	ULPI_DATA7	

3.2.3 TWR-EtherCAT-SLV

Table 3-6. Signal connections between TWR-EtherCAT-SLV and TWR-LS1021A

LS1021A	TWR-ELEV		TWR-EtherCAT-SLV	
Signal	Signal	Pin	Signal	Function
I2C3	SCL0	A7	I2C	EEPROM (Config)
	SDA0	A8		
SPI2	SPIO_MISO	B44	SPI	Data interface to FPGA
	SPIO_MOSI	B45		
	SPIO_CS0_B	B46		
	SPIO_CS1B	B47		
	SPIO_CLK	B48		
IRQ	IRQ_B	B61	SPI_IRQ	
LPUART/SPI	CTS1	A9	ASIC_LATCH1	
RTS1	B21	B21	ASIC_LATCH0	
GPIO	GPIO3	B23	ASIC_RESET	
	GPIO4	B35	ASIC_EEPROM_LOADED	
	GPIO6	A35	ERR LED	
	GPIO2	B22	GPIO0	NC
	SCL1	B51	GPIO1	
	GPIO8	A10	GPIO2	LATCH0
	GPIO7	A11	GPIO3	LATCH1

3.2.4 TWR-MC-LV3PH

Table 3-7. Signal connections between TWR-MC-LV3PH and TWR-LS1021A

LS1021A	TWR-ELEV		TWR-MC-LV3PH		TWR-ADCDAC-LTC	
Signal	Signals	Pin	Signals	Function	Signals	Function
FTM1	PWM0	A40	PWM_AT			
	PWM1	A39	PWM_AB			
	PWM2	A38	PWM_BT			
	PWM3	A37	PWM_BB			
	PWM4	B40	PWM_CT			
	PWM5	B39	PWM_CB			

Table 3-7. Signal connections between TWR-MC-LV3PH and TWR-LS1021A

LS1021A	TWR-ELEV		TWR-MC-LV3PH		TWR-ADCDAC-LTC	
SPI2	SPI0_MISO	B44	MISO		SPI0_MISO	J13.1-2
	SPI0_MOSI	B45	MOSI		SPI0_MOSI	J12.1-2
	SPI0_CS0	B46	/SS	R95, DNP, use CS1	SPI0_CS0	J10.1-2, use CS0
	SPI0_CS1	B47	/SS		SPI0_CS1	J25, J14, J15, J16.1-2
	SPI0_CLK	B48	SCLK		SPI0_CLK	J9.1-2
FTM1	TMR0	A34	ENC_PHASE_A			
	TMR1	A33	ENC_PHASE_B			
	TMR2	B34	ENC_INDEX			
	AN0	A30	I_SENSE_A/ BEMF_SENSE_A		U7_CH0	Connect to J27
	AN1	A29	I_SENSE_B/ BEMF_SENSE_B		U7_CH1	
	AN2	A28	I_SENSE_C/ BEMF_SENSE_C		U7_CH2	
	AN6	B28	I_SENSE_C/ I_SENSE_DCB		U7_CH3	
GPIO	GPIO1/ RTS1	B21	USER_LED			
	GPIO2/SD HC_D1	B22	BRAKE_CONTROL			
	GPIO5/ SD_CARD_ DET	B52	DRV_EN			
	RSTOUT_b	A63	RESET			
IRQ	IRQ_B	B61	DRV_INT			
	IRQ_A	B62	DRV_OC			

3.2.5 TWR-LCD

Table 3-8. Signal connections between TWR-LCD and TWR-LS1021A

LS1021A	TWR-ELEV		TWR-LCD	
Signal	Signals	Pin	Signals	Function
IFC	EBI_AD15	B66	FB_AD15	EBI Bus
	EBI_AD14	A66	FB_AD14	
	EBI_AD13	A67	FB_AD13	
	EBI_AD12	A68	FB_AD12	
	EBI_AD11	A69	FB_AD11	
	EBI_AD10	A70	FB_AD10	
	EBI_AD9	A71	FB_AD9	
	EBI_AD8	A72	FB_AD8	
	EBI_AD7	A73	FB_AD7	
	EBI_AD6	A74	FB_AD6	
	EBI_AD5	A75	FB_AD5	
	EBI_AD4	A76	FB_AD4	
	EBI_AD3	A77	FB_AD3	
	EBI_AD2	A78	FB_AD2	
	EBI_AD1	A79	FB_AD1	
	EBI_AD0	A80	FB_AD0	
	EBI_R/W_B	B71	FB_R/W_B	
	EBI_AD16	B67	JM_DC	
SPI2	SPI0_MISO	B44	JM_MISO	SPI
	SPI0_MOSI	B45	JM_MOSI	
	SPI0_CLK	B48	KM_SCK	
	SPI0_CS0_B	B46		
	SPI0_CS1_B	B47	JM_CSn	
	AN4	B30	XPLS	Touch panel
	AN5	B29	YMNS	
	AN6	B28	XMNS	
	AN7	B27	YPLS	

3.2.6 TWR-LCD-RGB

The TWR-LCD-RGB features a 4.3" WQVGA TFT LCD Display (480H x 272 V pixels, 24-bit RGB (8-bit per signal)) with touch sensitive overlay. The LCD interfaces to the Tower System through a 24-bit RGB interface. The 4-wire resistive touch overlay can interface directly with a compatible Tower Processor Module using GPIO enabled ADC lines, or can offload the resistive touch sensing to the onboard Xtrinsic Touch Sensing Platform (CRTouch). CPLD translate from FDI 2-bits to 1-bit.

Table 3-9. Signal connections between TWR-LCD-RGB and TWR-LS1021A

LS1021A	TWR-ELEV		TWR-LCD-RGB	
Signal	Signal	Pin	Signal	Function
I2C	SCL2	C7	I2C_SCL	I2C
	SDA2	C8	I2C_SDA	
GPIO	GPIO25	C9	RESET_IN_B	
	GPIO22	D43	LCD_ENABLE	
FTM	LED_PWM	D37	LED_PWM	
	AN11	C27	RTXR	Touch panel
	AN10	C28	RTYD	
	AN9	C29	RTXL	
	AN8	C30	RTYU	

Table 3-9. Signal connections between TWR-LCD-RGB and TWR-LS1021A

LS1021A	TWR-ELEV		TWR-LCD-RGB	
LCD	LCD_D4	C50	RBG_B4	24-bit RGB
	LCD_D5	C51	RBG_B5	
	LCD_D6	C52	RBG_B6	
	LCD_D7	C53	RBG_B7	
	LCD_D8	C54	RBG_G0	
	LCD_D9	C55	RBG_G1	
	LCD_D10	C56	RBG_G2	
	LCD_D11	C57	RBG_G3	
	LCD_D15	C62	RBG_G7	
	LCD_D16	C63	RGB_R0	
	LCD_D17	C64	RGB_R1	
	LCD_D23	C80	RGB_R7	
	LCD_HSYNC	D27	RDB_HSYNC	
	LCD_VSYNC	D28	RDB_VSYNC	
	LCD_CLK	D32	RDB_CLK	
	LCD_OE	D44	RDB_DE	
	LCD_D0	D45	RDB_B0	
	LCD_D1	D46	RDB_B1	
	LCD_D2	D47	RDB_B2	
	LCD_D3	D48	RDB_B3	
	LCD_D12	D52	RDB_G4	
	LCD_D13	D53	RDB_G5	
	LCD_D14	D54	RDB_G6	
	LCD_D18	D63	RDB_R2	
	LCD_D19	D64	RDB_R3	
	LCD_D20	D78	RDB_R4	
	LCD_D21	D79	RDB_R5	
	LCD_D22	D80	RDB_R6	
IRQ_K	IRQ_K	D60	IRQ_B	
	IRQ_I	D62	IRQ_A	

Chapter 4

CPLD System Controller Architecture

The figure below shows a detailed block diagram of the CPLD interface on the board.




Figure 4-1. CPLD overview

4.1 CPLD key features

The CPLD interface includes the following features:

- Control power on sequence

- Power on CPU VDD, GVDD, and others powers.
- Reset signal generation and distribution. System reset features are:
 - Power on reset for LS1021A, flash, PCIe, DDR, and PHY devices with initialization of all CPLD registers to default value.
 - Manual reset: System will reset and initialize all CPLD registers to default value after pressing reset button.
 - Global register reset: Set register to reset the whole system with initializing all CPLD registers to default value.
 - Local register reset: Set register to reset the whole system and reserve all CPLD registers current value.
- Control POR Sequence
 - Configure POR signals according to external DIP switches or board request.
- Select Multiplexed pins
 - Mux I2C and IFC CS2, CS3
 - Mux SPI2 and LPUART or LCD
 - Mux CAN3 and USB2
 - Mux QE and LCD
 - Mux SerDes configurations
- IFC Bus
 - Latch out address lines from multiplexed signals and address lines
 - Read/Write CPLD BCSR registers
 - Configure address lines to ELEV local bus pins
- NOR Bank Selection
 - Split NOR flash to two banks
- LCD FDI translator
 - Translate 2-bit FDI signals to 1-bit FDI signals

4.2 Reset

The reset controller manages not only asserting the reset to the LS1021A processor, but to the rest of the system as well. It also maintains the assertion timing of the configuration drive signal (`cfg_drv`), which causes the CPLD to drive the configuration values to the pin-sampled nets.

The figure below shows the reset sequences.




Figure 4-2. Reset power sequencing

4.3 CPLD register map

4.3.1 Memory map

The CPLD registers are memory mapped to the LS1021A processor using the IFC bus. The table below lists the peripheral data bus width and memory map.

Table 4-1. CPLD memory map

Address	CS	Bank size	Device	Data width	Access
0x7fb00000-0x7fb0fff	CS1	64 KB	CPLD	8-bit	Read/Write

4.3.2 BCSR registers map

The board and control register (BCSR) contains many registers that are accessible from the device over the IFC bus.

The table below summarizes the all CPLD registers and the [Table 4-3](#) shows a detailed address map description.

Table 4-2. CPLD BCSR register block map

Base address offset	Access type	Register name
0x00	R	cpld_ver
0x01	R	cpld_ver_sub
0x02	R	pcba_ver

Table 4-2. CPLD BCSR register block map

Base address offset	Access type	Register name
0x03	R/W	system_rst
0x04	R/W	soft_mux_on1
0x05	R/W	cfg_rcw_src1
0x06	R/W	cfg_rcw_src2
0x07	R/W	vbank
0x08	R/W	gpio
0x09	R/W	i2c3_ifc_mux
0x0A	R/W	mux_spi2
0x0B	R/W	can3_usb2_mux
0x0C	R/W	qe_lcd_mux
0x0D	R/W	serdes_mux
0x0E	R/W	global_rst
0x0F	R/W	elec_cs
0x11	R/W	soft_mux_on2
0x12	R/W	nor_qspi_mux
0x13	R/W	elev_irq
0x14	R/W	pcie_rst
0x15	R	sysclk_96MHz

Table 4-3. CPLD BCSR register detail map

Base address offset	Access type	Description	Register name	Default value
0x00	R	Bit [3:0]: CPLD major revision register Bit [7:4]: Reserved	cpld_ver	0x02
0x01	R	Bit [3:0]: CPLD minor revision register Bit [7:4]: Reserved	cpld_ver_sub	0x00
0x02	R	Bit [3:0]: PCBA revision register Bit [7:4]: Reserved	pcba_ver	0x03
0x03	R/W	Writing this register to reset system with reserving CPLD registers value and overriding physical switches on the board Bit [0]: 0 system running (default) 1 system reset Bit [7:1]: Reserved	system_rst	0x00

Table 4-3. CPLD BCSR register detail map

Base address offset	Access type	Description	Register name	Default value
0x04	R/W	CPLD override physical switches Enable Register Bit [0]: RCW source location control (register 0x05 and 0x06 cfg_rcw_src) output enable 0 Disable (default) 1 Enable Bit [1]: I2C3/IFC_CS2/CS3_B (register 0x09 bit[0]) output enable 0 Disable (default) 1 Enable Bit [2]: SPI2/LPUART and LCD (register 0x0A bit[0]) output enable 0 Disable (default) 1 Enable Bit [3]: CAN3/USB2 interface selection (register 0x0B bit[0]) output enable 0 Disable (default) 1 Enable Bit [4]: LCD/QE selection (register 0x0C bit[0]) output enable 0 Disable (default) 1 Enable Bit [5]: SerDes lane mux selection (register 0x0d bit[0:3]) output enable 0 Disable (default) 1 Enable Bit [6]: Flash bank selection (register 0x07 vbank) output enable 0 Disable (default) 1 Enable Bit[7]: ELEV connector EBI_CS0 selection (Register 0x0F bit[0:2]) output enable 0 Disable (default) 1 Enable	soft_mux_on1	0x00
0x05	R/W	POR RCW source location control/status register Bit [0:7]: cfg_rcw_src[0:7]	cfg_rcw_src1	POR Value selected by SW2[1:4]
0x06	R/W	POR RCW source location control/status register Bit [0]: cfg_rcw_src[8]	cfg_rcw_src2	POR Value selected by SW2[1:4]
0x07	R/W	Flash bank selection control register Bit [0]: 0 upper bank (bank0) for booting 1 lower bank (bank1) for booting Bit [7:1]: Reserved	vbank	Value of SW3[5]

Table 4-3. CPLD BCSR register detail map

Base address offset	Access type	Description	Register name	Default value
0x08	R/W	GPIO for TWR-ELEV Bit [0]: ELEV_GPIO_B51 Bit [1]: ELEV_GPIO05_B52 Bit [2]: ELEV_GPIO22_D43 Bit [3]: ELEV_GPIO25_C9 Bit [4]: ELEV_GPIO06_A35 Bit [5]: ELEV_GPIO07_A11 Bit [6]: ELEV_GPIO04_B35 Bit [7]: ELEV_GPIO02_B22	gpio	0x00
0x09	R/W	I2C3 and IFC CS selection register Bit [0]: 0 I2C3 (default) 1 IFC_CS2_B and IFC_CS3_B Bit [7:1]: Reserved	i2c3_ifc_mux	0x00
0x0A	R/W	SPI2 and LPUART/LCD selection register Bit [0]: 0 SPI2 1 LPUART1/LCD Bit [7:1]: Reserved	mux_spi2	Inverse value of SW3[6]
0x0B	R/W	CAN3 and USB2 selection register Bit [0]: 0 USB2 1 CAN3 (default) Bit [7:1]: Reserved	can3_usb2_mux	0x01
0x0C	R/W	QE and LCD selection register Bit [0]: 0 LCD 1 QE Bit [7:1]: Reserved	qe_lcd_mux	Value of SW3[6]
0x0D	R/W	Multiplexed pins for SerDes lanes register Bit [1]: MUX_PCIE2_SGMII1 0 lane C to SGMII1b 1 MPCIE2 Bit [2]: MUX_PCIELN2_SGMII2 0 lane D to PCIE 2nd Lane 1 lane D to SGMII2 Bit [7:3]: Reserved Bit [0]: Reserved	serdes_mux	0x04
0x0E	R/W	Writing this register to reset system with initializing the CPLD registers to default values Bit [0]: 0 system running (default) 1 system reset Bit [7:1]: Reserved	global_rst	0x00
0x0F	R/W	ELEV Connector EBI_CS0 select register Bit[2:0] 001 from IFC_CS0 010 from IFC_CS2 100 from IFC_CS3 Bit[7:3] Reserved	elev_cs	0x00

Table 4-3. CPLD BCSR register detail map

Base address offset	Access type	Description	Register name	Default value
0x11	R/W	CPLD override physical switches enable register Bit[0]: NOR flash/QSPI selection (register 0x12 Bit[0]) output enable 0 Disable (default) 1 Enable Bit[7:1] Reserved	soft_mux_on2	0x00
0x12	R/W	NOR flash or QSPI selection register Bit[0]: 0 QSPI 1 NOR flash Bit[7:1] Reserved	nor_qspi_mux	Value of SW2[5]
0x13	R/W	IRQ3 source selection register Bit[0]: 0 ELEV D60 (LCD_IRQ_K) (default) 1 ELEV B60 (IRQ_C)	elev_irq	0x00
0x14	R/W	PCIe reset register Bit[0]: 0 PCIe reset assert 1 PCIe reset deassert Bit[7:1] Reserved	pcie_rst	0x01
0x15	R	SYSCLK status register Bit[0]: 0 SYSCLK is configured by SW3[3:4] 1 SYSCLK is 96 MHz Bit[7:1] Reserved	sysclk_96MHz	Value of SW3[1]

4.4 LCD FDI translator

The LCD interfaces to the tower system or the HDMI transmitter (SiI9022A) through a 24-bit RGB interface (8-bit R, 8-bit G, and 8-bit B) need to translate the LCD signals from the FDI 2-bits to 1-bit.

The figure below shows the timing for LCD FDI translation.




Figure 4-3. Timing of FDI translation

Chapter 5

Board Configuration and Debug Support

This section describes the necessary steps to configure the board for normal operation. The figure below shows the connections to the board that are needed for the bare boards.




Figure 5-1. Board outline and cabling

5.1 TWR-LS1021A board drawings

This section shows the TWR-LS1021A board drawings. The figures listed below shows the top and bottom side drawings of the TWR-LS1021A reference board.

NOTE

Zoom-in to see the clear images of the drawings.




Figure 5-2. TWR-LS1021A reference drawing - Top side




Figure 5-3. TWR-LS1021A reference drawing - Bottom side

5.2 Switch configuration

While the TWR-LS1021A board offer some configuration capability through the CPLD configuration registers, the stand-alone operation switches are provided to allow an easy configuration for the required settings on the board.

To configure the system, use the settings listed in the table below.

Table 5-1. Switch configuration

Switch	Settings [OFF=0 ON=1]	Option	Description
SW2[1]	ON	RCW Source is NOR	NOR RCW_SEL 0 : NOR disabled 1 : NOR enabled (default)
SW2[2]	OFF	Reserved	Must be 0 [OFF]
SW2[3]	OFF	RCW Source is SDHC	SDHC RCW_SEL 0 : SDHC disabled (default) 1 : SDHC enabled
SW2[4]	OFF	RCW Source is QSPI	QSPI RCW_SEL 0 : QSPI disabled (default) 1 : QSPI enabled
SW2[5]	ON	Bus select is NOR or QSPI	IFC/QSPI Bus selection 0 : IFC disabled, QSPI enabled 1 : IFC enabled, QSPI disabled (default)
SW2[6]	ON	Differential or single-ended SYSCLK input	Differential or single-ended SYSCLK selection: 0: Differential SYSCLK input 1: Single-ended SYSCLK input (default)
SW2[7]	ON	IFC_CS1 or SPI1_PCS0 selection	IFC_CS1/SPI1_PCS0 Selection 0 : IFC_CS1 disabled, SPI1_PCS0 enabled 1 : IFC_CS1 enabled, SPI1_PCS0 disabled (default)
SW2[8]	ON	DIPSW_IN1	SDA_SWD_EN control 0 : use K20 IO pin to control JTAG 1 : tied to high to disable MBED connection (default)
SW3[1]	OFF	96MHz SYSCLK select or not	96MHz SYSCLK selection 0 : Do not select 96MHz as SYSCLK (default) 1 : Select 96MHz as SYSCLK
SW3[2]	ON	TEST_SEL_DRV	Drive TEST_SEL signal 0 : Non-compliant mode to support boundary scan. 1 : JTAG compliant mode (default)
SW3[3]	ON	CLKGEN_FS0 System clock frequency setting	CLKGEN_FS[0:1] 00 = 66.66MHz 01 = 80.00MHz 10 = 100.00MHz (default) 11 = 83.33MHz
SW3[4]	OFF	CLKGEN_FS1 System clock frequency setting	
SW3[5]	OFF	NOR Bank Select BANK_SEL	BANK_SEL 0 : Vbank0 (default) 1 : Vbank1

Switch	Settings [OFF=0 ON=1]	Option	Description
SW3[6]	ON	Signal multiplexed selection MUX_SEL	MUX_SEL 0 : 2D-ACE and LPUART1 are selected 1 : SPI2 and UCC1&3 are selected (default)
SW3[7]	OFF	Reserved	Must be 0 [OFF]
SW3[8]	ON	Reserved	Must be 1 [ON]

5.3 CMSIS-DAP debug support

This section describes how to enable the CMSIS-DAP debug support on your TWR-LS1021A board.

NOTE

The TWR-LS1021A board comes pre-programmed with CMSIS-DAP firmware. The firmware image is also available in the USB flash drive shipped with the TWR-LS1021A kit.

To enable the CMSIS-DAP debug support for TWR-LS1021A 700 revX3/X4 board, follow these steps.

1. Plug in the power to the TWR-LS1021A board.
2. Hold down **Reset** button (SW1) while plugging the PC USB cable into the J5 USB connector on the board.
3. On the Windows® platform, the board is mapped as a mass storage device under a volume labeled as `BOOTLOADER`.
4. The LED D2 blinks emitting a green light to acknowledge it is in the bootloader mode.
5. Copy the binary files in this new volume, `BOOTLOADER`.
6. When the binary files are finished copying, the LED D2 starts blinking at a higher rate.
7. Unplug the USB cable from the board, then plug it back to the power cycle module.
8. Set SW2[8] to OFF.

You are now ready to connect to your board using the *CodeWarrior Development Studio for QorIQ LS series for Arm v7* software.

NOTE

For the Windows® platform, you need to install the *MBED USB driver*. For configuration and installation of the Windows® serial port, follow the link below.

<http://mbed.org/handbook/Windows-serial-configuration>

Appendix A

Board Revision History

The table below provides the revision history of the board (TWR-LS1021A).

Table A-1. Board revision history

Manufacturing part number	Major changes	Silicon revision	BOM (board level) 700 revision	Schematic revision	Layout revision	BSP version	CPLD version
TWR-LS1021A	Initial board release (Linear Technology power solution)	V1.0, 1.0 GHz	700-28040 Rev. C	SCH-28040 Rev. D1	LAY-28040 Rev. D	LS1021A SDK V1.3	V2.3
TWR-LS1021A-PB	- Replaced power solution with NXP power management integrated circuit (PMIC) - VR500 - Added support for Deep Sleep mode	V2.0, 1.0 GHz	700-28673 Rev. X3 / Rev. A	SCH-28673 Rev. B	LAY-28673 Rev. B	Linux-SDK-for-LS1021A-Re v2-V0.4	V2.1
TWR-LS1021A-PB	Added temperature sensor Note: 10 board units were manufactured only for internal use.	V2.0, 1.0 GHz	700-28673 Rev. A1	SCH-28673 Rev. C	LAY-28673 Rev. C	SDK V1.9	V3.0
TWR-LS1021A-PC	Changed silicon frequency to 1.2 GHz	V2.0, 1.2 GHz	700-28673 Rev. C / Rev. D	SCH-28673 Rev. C1	LAY-28673 Rev. C	SDK V2.0-1611 / LSDK1709	V3.3

Appendix B

Document Revision History

The table below lists the revision history of this document.

Table B-1. Document revision history

Revision number	Date	Topic cross-reference	Change description
Rev. 3	11/2017	Appendix A, "Board Revision History"	Added as a new appendix
Rev. 2	02/2017		Removed "-PB" suffix from board name throughout the document
			Updated processor core frequency from 1.0 GHz to 1.2 GHz throughout the document
		Section 1.3, "Board features"	Updated SYSClk description
		Section 1.4, "Block diagram"	Added a temperature sensor block in Figure 1-3 and added a note after the figure
		Section 2.14, "I2C interface"	Added a temperature sensor block in Figure 2-13
			Added a new row for temperature sensor (ADT7461) in Table 2-14
		Section 4.3.2, "BCSR registers map"	Added two new registers (pcie_rst and sysclk_96MHz) at the end of Table 4-2
			Added two new registers (pcie_rst and sysclk_96MHz) at the end of Table 4-3
		Section 5.1, "TWR-LS1021A board drawings"	Updated Figure 5-2 and Figure 5-3

Document Revision History

Revision number	Date	Topic cross-reference	Change description
Rev. 1	07/2015		Updated all instances of TWR-LS1021A to TWR-LS1021A-PB.
		Section 1.3, “Board features”	Updated the section.
		Section 1.4, “Block diagram”	Updated the Figure 1-3 .
		Section 2.1, “Processor”	Updated the section.
		Section 2.2, “Power”	Updated the section.
		Section 2.3, “Deep sleep control”	Updated the section.
		Section 2.5, “Device configuration”	Updated the Table 2-3 .
		Section 2.6, “Clocks”	Updated the section.
		Section 2.8, “SerDes port”	Updated the section.
		Section 2.9, “Ethernet controllers”	Updated the section.
		Section 2.12, “Local bus”	Updated the Table 2-10 .
		Section 2.14, “I2C interface”	Updated the section.
		Section 2.15, “SPI interface”	Updated the section.
		Section 2.16, “SDHC interface”	Updated the section.
		Section 2.17, “Interrupt controller”	Updated the section.
		Section 2.23, “CMSIS-DAP interface”	Updated the section.
		Chapter 4, “CPLD System Controller Architecture”	Updated the Figure 4-1 .
		Section 4.3.2, “BCSR registers map”	Updated the Table 4-2 , Table 4-3 .
		Chapter 5, “Board Configuration and Debug Support”	Updated the Figure 5-1 .
		Section 5.1, “TWR-LS1021A board drawings”	Updated the Figure 5-2 and Figure 5-3 .
		Section 5.2, “Switch configuration”	Updated the Table 5-1 .
		Section 5.3, “CMSIS-DAP debug support”	Updated the section.
Rev. 0	08/2014		Initial public release.