

8MPLUSLPD4-PWR

(i.MX8M Plus Reference Board)

Table of Content

Page 1	Cover
Page 2	Block Diagram
Page 3	PWR TREE
Page 4	PWR MEASUREMENT DIAGRAM
Page 5	CPU PWR
Page 6	LPDDR4
Page 7	CPU IO
Page 8	CPU PHY
Page 9	CPU MISC
Page 10	eMMC/QSPI
Page 11	BOOT CFG
Page 12	PMIC
Page 13	SOM Interface
Page 14	CURRENT SENSE

1. Interrupted lines coded with the same letter or letter combinations are electrically connected.
2. Device type number is for reference only. The number varies with the manufacturer.
3. Special signal usage:
_B Denotes - Active-Low Signal
<> or [] Denotes - Vectored Signals
4. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

Preliminary - Subject to Change without Notice!

This board was designed for maximum flexibility in software development and demonstrates multiple functions possible with i.MX processors. Although best design practices have been applied, some areas may not be suitable for a mass-production design.


Revision History

Rev. Code	Date	By	Description
A	2020-01-22	Frank, Elyon	Initial version
A1	2020-11-02	Elyon	1. Update the block diagram, change "OTG" to "Dual Role". 2. Change R74 to 4.7M, and change the state from DNP to populate. 3. Change several Boot Mode configurations on page 11 to "Reserved". 4. Change R208 to 0.4 OHM for VDD_USB_0V8 measurement. 5. Change R76 to 1.0 OHM for VDD_PLL_ANA_0V8 measurement. 6. Change R225 to 1.0 OHM for VDD_LVDS_1V8 measurement. 7. Change R227 to 1.0 OHM for VDD_PCL_1V8 measurement. 8. Change R129 to 0.05 OHM for LPD4_VDD2 measurement. 9. Change R209 to 0.4 OHM for VDD_PCL_0V8 measurement. 10. Update U1 part number from "MIMX8ML8DVNLZAA" to "MIMX8ML8DVNLZAB". 11. Update U1 symbol: Change USB1_ID to USB1_DNU, USB2_ID to USB2_DNU, MIPI_VREG2_CAP to MIPI_TEST_DNU; Remove DDR3L option for DDR interface. 12. Remove the signal connections for USB1_DNU(USB1_ID), USB2_DNU(USB2_ID). 13. DNP the decoupling capacitor C106 for MIPI_TEST_DNU(MIPI_VREG2_CAP), can be floating for normal use. 14. Update the Power Sequence and Operating Range Table on Page 11. 15. Change R77 to 0.4 OHM for VSYS_5V small current range measurement. 16. Change R80 to 1.0 OHM for VDD_SOC small current range measurement. 17. Change R95 to 2.0 OHM for NVCC_DRAM_1V1 small current range measurement. 18. Change R87 to 2.0 OHM for LPD4_VDDQ small current range measurement. 19. Change R94 to 1.0 OHM for VDD_PLL_ANA_1V8 large current range measurement.

Preliminary - Subject to Change without Notice!
NXP CONFIDENTIAL AND PROPRIETARY


		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-5500	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP: IUC: X PUBL:		X-8MPLUSLPD4-PWR	
Designer: Frank, Elyon	Drawing Title:		
Drawn by: Frank, Elyon	Page Title: Title and Rev History		
Approved: <Approver>	Size C	Document Number SCH-46881 PDF-SPF-46881	Rev A1
Date: Wednesday, November 04, 2020		Sheet 1 of 14	

IMX8MPLUSLPD4-EVK Block Diagram



		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-5500	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP:		IUC: X PUBL	
Designer: Frank, Eylon	Drawing Title: X-8MPLUSLPD4-PWR		
Drawn by: Frank, Eylon	Page Title: Block Diagram		
Approved: <Approver>	Size C	Document Number SCH-46881 PDF-SPF-46881	Rev A1
Date: Wednesday, November 04, 2020		Sheet 2 of 14	





8MPLPD4-EVK PWR TREE



Preliminary - Subject to Change without Notice!
NXP CONFIDENTIAL AND PROPRIETARY

NXP		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-5500	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP		IUC: X PUBL	
Designer: Frank, Elyon	Drawing Title: X-8MPLUSLPD4-PWR		
Drawn by: Frank, Elyon	Page Title: Power Tree		
Approved: <Approver>	Size C	Document Number SCH-46881 PDF-SPF-46881	Rev A1
Date: Wednesday, November 04, 2020		Sheet 3 of 14	


i.MX8M Plus EVK Power Measurement Diagram



Preliminary - Subject to Change without Notice!
NXP CONFIDENTIAL AND PROPRIETARY

		Microcontroller Product Group 68001, 68002, 68003, 68004, 68005, 68006, 68007, 68008, 68009, 68010, 68011, 68012, 68013, 68014, 68015, 68016, 68017, 68018, 68019, 68020, 68021, 68022, 68023, 68024, 68025, 68026, 68027, 68028, 68029, 68030, 68031, 68032, 68033, 68034, 68035, 68036, 68037, 68038, 68039, 68040, 68041, 68042, 68043, 68044, 68045, 68046, 68047, 68048, 68049, 68050, 68051, 68052, 68053, 68054, 68055, 68056, 68057, 68058, 68059, 68060, 68061, 68062, 68063, 68064, 68065, 68066, 68067, 68068, 68069, 68070, 68071, 68072, 68073, 68074, 68075, 68076, 68077, 68078, 68079, 68080, 68081, 68082, 68083, 68084, 68085, 68086, 68087, 68088, 68089, 68090, 68091, 68092, 68093, 68094, 68095, 68096, 68097, 68098, 68099, 68100, 68101, 68102, 68103, 68104, 68105, 68106, 68107, 68108, 68109, 68110, 68111, 68112, 68113, 68114, 68115, 68116, 68117, 68118, 68119, 68120, 68121, 68122, 68123, 68124, 68125, 68126, 68127, 68128, 68129, 68130, 68131, 68132, 68133, 68134, 68135, 68136, 68137, 68138, 68139, 68140, 68141, 68142, 68143, 68144, 68145, 68146, 68147, 68148, 68149, 68150, 68151, 68152, 68153, 68154, 68155, 68156, 68157, 68158, 68159, 68160, 68161, 68162, 68163, 68164, 68165, 68166, 68167, 68168, 68169, 68170, 68171, 68172, 68173, 68174, 68175, 68176, 68177, 68178, 68179, 68180, 68181, 68182, 68183, 68184, 68185, 68186, 68187, 68188, 68189, 68190, 68191, 68192, 68193, 68194, 68195, 68196, 68197, 68198, 68199, 68200, 68201, 68202, 68203, 68204, 68205, 68206, 68207, 68208, 68209, 68210, 68211, 68212, 68213, 68214, 68215, 68216, 68217, 68218, 68219, 68220, 68221, 68222, 68223, 68224, 68225, 68226, 68227, 68228, 68229, 68230, 68231, 68232, 68233, 68234, 68235, 68236, 68237, 68238, 68239, 68240, 68241, 68242, 68243, 68244, 68245, 68246, 68247, 68248, 68249, 68250, 68251, 68252, 68253, 68254, 68255, 68256, 68257, 68258, 68259, 68260, 68261, 68262, 68263, 68264, 68265, 68266, 68267, 68268, 68269, 68270, 68271, 68272, 68273, 68274, 68275, 68276, 68277, 68278, 68279, 68280, 68281, 68282, 68283, 68284, 68285, 68286, 68287, 68288, 68289, 68290, 68291, 68292, 68293, 68294, 68295, 68296, 68297, 68298, 68299, 68300, 68301, 68302, 68303, 68304, 68305, 68306, 68307, 68308, 68309, 68310, 68311, 68312, 68313, 68314, 68315, 68316, 68317, 68318, 68319, 68320, 68321, 68322, 68323, 68324, 68325, 68326, 68327, 68328, 68329, 68330, 68331, 68332, 68333, 68334, 68335, 68336, 68337, 68338, 68339, 68340, 68341, 68342, 68343, 68344, 68345, 68346, 68347, 68348, 68349, 68350, 68351, 68352, 68353, 68354, 68355, 68356, 68357, 68358, 68359, 68360, 68361, 68362, 68363, 68364, 68365, 68366, 68367, 68368, 68369, 68370, 68371, 68372, 68373, 68374, 68375, 68376, 68377, 68378, 68379, 68380, 68381, 68382, 68383, 68384, 68385, 68386, 68387, 68388, 68389, 68390, 68391, 68392, 68393, 68394, 68395, 68396, 68397, 68398, 68399, 68400, 68401, 68402, 68403, 68404, 68405, 68406, 68407, 68408, 68409, 68410, 68411, 68412, 68413, 68414, 68415, 68416, 68417, 68418, 68419, 68420, 68421, 68422, 68423, 68424, 68425, 68426, 68427, 68428, 68429, 68430, 68431, 68432, 68433, 68434, 68435, 68436, 68437, 68438, 68439, 68440, 68441, 68442, 68443, 68444, 68445, 68446, 68447, 68448, 68449, 68450, 68451, 68452, 68453, 68454, 68455, 68456, 68457, 68458, 68459, 68460, 68461, 68462, 68463, 68464, 68465, 68466, 68467, 68468, 68469, 68470, 68471, 68472, 68473, 68474, 68475, 68476, 68477, 68478, 68479, 68480, 68481, 68482, 68483, 68484, 68485, 68486, 68487, 68488, 68489, 68490, 68491, 68492, 68493, 68494, 68495, 68496, 68497, 68498, 68499, 68500, 68501, 68502, 68503, 68504, 68505, 68506, 68507, 68508, 68509, 68510, 68511, 68512, 68513, 68514, 68515, 68516, 68517, 68518, 68519, 68520, 68521, 68522, 68523, 68524, 68525, 68526, 68527, 68528, 68529, 68530, 68531, 68532, 68533, 68534, 68535, 68536, 68537, 68538, 68539, 68540, 68541, 68542, 68543, 68544, 68545, 68546, 68547, 68548, 68549, 68550, 68551, 68552, 68553, 68554, 68555, 68556, 68557, 68558, 68559, 68560, 68561, 68562, 68563, 68564, 68565, 68566, 68567, 68568, 68569, 68570, 68571, 68572, 68573, 68574, 68575, 6857	
---	--	---	--


i.MX8M Plus PWR



Preliminary - Subject to Change without Notice!
NXP CONFIDENTIAL AND PROPRIETARY

		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-5090	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer: Frank, Eyon		ICAP Classification: CP: IUC: X PUBL:	
Drawing Title: X-8MPLUSLPD4-PWR		Page Title: CPU PWR	
Drawn by: Frank, Eyon		Size C	
Approved: <Approver>		Document Number SCH-46861 PDF-SPF-46861	
Date: Wednesday, November 04, 2020		Sheet 5 of 14	

LPDDR4 6GB










Pin Name			Command/Address		
LPDDR4			DDR4		
DRAM_DQ05_P	DQ05_P	DQS_L_A	DRAM_RESET_N	RESET_N	
DRAM_DQ05_N	DQ05_C_A	DQS_L_C_A	DRAM_ALERT_N	MTEST1	ALERT_N / MTEST1
DRAM_DM0	DM0_A	DM1_C_A / DBU1_N	DRAM_AC0	CKE0_A	CKE0
DRAM_DM0	DM0_A	DM0_C_A	DRAM_AC1	CKE1_A	CKE1
DRAM_DQ01	DQ1_A	DQ1_C_A	DRAM_AC02	CS0_A	CS0
DRAM_DQ02	DQ2_A	DQ2_C_A	DRAM_AC03	CS1_A	CS1
DRAM_DQ03	DQ3_A	DQ3_C_A	DRAM_AC04	CK1_A	BG0
DRAM_DQ04	DQ4_A	DQ4_C_A	DRAM_AC05	CK_C_A	BG1
DRAM_DQ05	DQ5_A	DQ5_C_A	DRAM_AC06	ACT_N	ACT_N
DRAM_DQ06	DQ6_A	DQ6_C_A	DRAM_AC07	/	A9
DRAM_DQ07	DQ7_A	DQ7_C_A	DRAM_AC08	A12	A12
DRAM_DQ08_P	DQ8_P	DQS_U_L_A	DRAM_AC09	CA1_A	A11
DRAM_DQ08_N	DQ8_C_A	DM1_C_A / DBU1_N	DRAM_AC10	CA2_A	A7
DRAM_DQ09	DQ9_A	DQ9_C_A	DRAM_AC11	AB	AB
DRAM_DQ10	DQ10_A	DQ10_C_A	DRAM_AC12	CA4_A	A6
DRAM_DQ11	DQ11_A	DQ11_C_A	DRAM_AC13	CA5_A	A5
DRAM_DQ12	DQ12_A	DQ12_C_A	DRAM_AC14	/	A4
DRAM_DQ13	DQ13_A	DQ13_C_A	DRAM_AC15	/	A3
DRAM_DQ14	DQ14_A	DQ14_C_A	DRAM_AC16	CK1_A	CK_C_A
DRAM_DQ15	DQ15_A	DQ15_C_A	DRAM_AC17	MTEST	MTEST
DRAM_DQ02_P	DQ02_P	DQS_L_B	DRAM_AC20	CKE0_B	CK_L_B
DRAM_DQ02_N	DQ02_C_B	DQS_L_C_B	DRAM_AC21	CKE1_B	CK_C_B
DRAM_DM2	DM2_B	DM1_N_B / DBU1_N_B	DRAM_AC22	CS1_B	/
DRAM_DQ01	DQ01_B	DQ01_C_B	DRAM_AC23	CS0_B	/
DRAM_DQ07	DQ7_B	DQ7_C_B	DRAM_AC24	CK_L_B	A2
DRAM_DQ18	DQ18_B	DQ18_C_B	DRAM_AC25	CK_C_B	BA1
DRAM_DQ19	DQ19_B	DQ19_C_B	DRAM_AC26	/	PARITY
DRAM_DQ20	DQ20_B	DQ20_C_B	DRAM_AC27	/	
DRAM_DQ21	DQ21_B	DQ21_C_B	DRAM_AC28	CA0_B	A13
DRAM_DQ22	DQ22_B	DQ22_C_B	DRAM_AC29	CA1_B	BA0
DRAM_DQ23	DQ23_B	DQ23_C_B	DRAM_AC30	CA2_B	A10 / AP
DRAM_DQ24	DQ24_B	DQ24_C_B	DRAM_AC31	CA3_B	A0
DRAM_DQ25_P	DQ25_P	DQS_U_B	DRAM_AC32	CA4_B	C2
DRAM_DQ25_N	DQ25_C_B	DQS_U_C_B	DRAM_AC33	CA5_B	CA5_B / A15
DRAM_DM3	DM3_B	DM2_N_B / DBU1_N_B	DRAM_AC34	/	RAS_N / A16
DRAM_DQ04	DQ04_B	DQ04_C_B	DRAM_AC35	/	ODT1
DRAM_DQ05	DQ05_B	DQ05_C_B	DRAM_AC36	/	CS1_N
DRAM_DQ06	DQ06_B	DQ06_C_B	DRAM_AC37	/	ZQ
DRAM_DQ07	DQ07_B	DQ07_C_B	DRAM_ZN	ZQ	ZQ
DRAM_DQ09	DQ09_B	DQ09_C_B	DRAM_VREF	VREF	VREF
DRAM_DQ30	DQ30_B	DQ30_C_B			
DRAM_DQ31	DQ31_B	DQ31_C_B			

Preliminary - Subject to Change without Notice!
NXP CONFIDENTIAL AND PROPRIETARY


		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-5058 NXP and all not to be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.		A	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.		ICAP Classification: CP: IUC: X PUR:			
Designer: Frank, Eylon		Drawing Title: X-8MPLUSLPD4-PWR			
Drafter: Frank, Eylon		Page Title: LPDDR4			
Approved: <Approver>		Date: Document Number Size: SCH-66881 PDF-SP56-46881		Rev A1	
Date: Wednesday, November 04, 2020		Sheet 6 of 14			

i.MX8M Plus IO Interface





Preliminary - Subject to Change without Notice!
NXP CONFIDENTIAL AND PROPRIETARY

i.MX8M Plus PHYs






Note:

1. USB1_DNU, USB2_DNU are not functional, if USB ID function is needed, use common GPIO.
2. If USB connector is MicroAB or MicroB, USBx_VBUS MUST not connect directly to the 5V VBUS voltage of connector; Instead, this pin must be isolated with an external 30K 1% resistor.



Note

MIPI_TEST_DNU is for internal test, can be floating for normal use.




Preliminary - Subject to Change without Notice!
NXP CONFIDENTIAL AND PROPRIETARY

		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8588		
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.		
Designer: Frank, Elyon		ICAP Classification: CP: IUC: X PUR:		
Drawing Title:		X-8MPLUSLPD4-PWR		
Drawn by: Frank, Elyon		Page Title:		
Approved: <Approver>		CPU PHY		
Size C	Document Number	SCH-46681 PDF-SPF-46681		Rev A1
Date:	Wednesday, November 04, 2020	Sheet	8	of 14

i.MX8M Plus MISC

JTAG Debug



Caution:

BOOT_MODE0, BOOT_MODE1, BOOT_MODE2, BOOT_MODE3, JTAG_MOD and POR_B must be pulled to "111111" for i.MX8M Plus to enter Boundary Scan mode.

Preliminary - Subject to Change without Notice!
NXP CONFIDENTIAL AND PROPRIETARY






Microcontroller Product Group

6501 William Cannon Drive West
Austin, TX 78735-8598

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

ICAP Classification:		CP:	IUO:	X	PUBI:
Designer: Frank, Elyon	Drawing Title: X-8MPLUSLPD4-PWR				
Drawn by: Frank, Elyon	Page Title: CPU MISC				
Approved: <Approver>	Size A4	Document Number SCH-46881 PDF:SPF-46881			Rev A1
Date:	Wednesday, November 04, 2020	Sheet	9	of	14

Storage



Preliminary - Subject to Change without Notice!
NXP CONFIDENTIAL AND PROPRIETARY

		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP: IJO: X PUB:			
Designer: Frank , Elyon	Drawing Title: X-8MPLUSLPD4-PWR		
Drawn by: Frank , Elyon	Page Title: eMMC/QSPI		
Approved: <Approver>	Size B	Document Number SCH-46881 PDF:SPF-46881	Rev A1
Date: Wednesday, November 04, 2020		Sheet 10 of 14	

Boot Mode and CFG Switch

i.MX8M Plus ROM Fuse


Full Line Address	Physical Address	7	6	5	4	3	2	1	0
0x470[15:0]	0x470[7:0]	OVERRIDE_NAND_PG_PER_BLK_VAL 00 - 32 pages 01 - 64 pages 10 - 128 pages 11 - 32 pages		OVERRIDE_FLEXSPI_BT_SEL 0 - Do not override 1 - Override	OVERRIDE_FLEXSPI_BT_SEL_VAL 00 - FlexSPI (Hyperflash 1.8V) 01 - FlexSPI (Flash with 4B READ(1x13 default supported)) 10 - Default Octal mode (Micron, supported on 8QXP B0 already) 11 - Default Octal mode (Mxic, Nice to have)		FLEXSPI_AUTO_PROBE_EN 0 - Disable 1 - Enable	FLEXSPI_AUTO_PROBE_TYPE 00 - QuadSPI NOR 01 - MxicOctal 10 - MicronOctal 11 - AdestoOctal	
0x480[15:0]	0x480[7:0]	Reserved		FLEXSPI_DUMMY_CYCLE_SEL			FLEXSPI_FEQ_SEL 000 - 100 MHz 001 - 133 MHz 010 - 166 MHz 011 - 200 MHz 100 - 80 MHz 101 - 20 MHz		
0x480[31:16]	0x480[23:16]	NOC_ID_REMAP_BYPASS	ROM_NO_LOG if blown, ROM will not log event to log buffer	SDP_DISABLE Disable USB serial download	FORCE_BT_FROM_FUSE Boot from programmed fuses, not Boot Mode Pins	FLEXSPI_HOLD_TIME_SEL 00 - 500us 01 - 1ms 10 - 3ms 11 - 10ms		WDG_TIMEOUT_SELECT 00 - 2.0s 01 - 1.5s 10 - 1.0s 11 - 0.5s	
0x490[15:0]	0x490[7:0]	USDHC_PWR_EN 0 - No power cycle 1 - Enabled via	EMMC_FAST_BT 0 - Regular 1 - Fast Boot	SDMMC_BUS_WIDTH 00 - 8-bit 01 - 4-bit 10 - 8-bit DDR (MMC 4.4) 11 - 4-bit DDR (MMC 4.4)		SD_SPEED: 00 - Normal/SDR12 01 - High/SDR25 10 - SDR50 11 - SDR104	EMMC_SPEED: 00 - Normal 01 - High	USDHC_VOL_SEL For Normal Boot Mode IO Voltage 0 - 3.3V 1 - 1.8V	USDHC_MFG_VOL_SEL For Mfg Mode IO Voltage 0 - 3.3V 1 - 1.8V
0x490[31:16]	0x490[23:16]	RECOVERY_SDMMC_BOOT_DIS 0 - Enable 1 - Disable	IMG_CNTN_SET1_OFFSET			USDHC_PAD_SION_EN 0 - Disable 1 - Enable		BT_RDC_DISABLE	USDHC_DLL_EN 0 - Disable DLL for SD/eMMC 1 - Enable DLL for SD/eMMC
0x4A0[15:0]	0x4A0[7:0]	SD_CALI_STEP '00' - 1 TBD	USDHC_PWR_INTERVAL 00 - 20ms 01 - 10ms 10 - 5ms 11 - 2.5ms		USDHC_PWR_DELAY 0 - 5ms 1 - 2.5ms	USDHC_PWR_POLARITY 0 - Low 1 - High	USDHC_OVRD_PAD_SETTING_UP1	EMMC_FAST_BT_ACK 0 - Boot Ack Disabled 1 - Boot Ack Enabled	
0x4A0[31:16]	0x4A0[23:16]	Reserved							
0x4B0[15:0]	0x4B0[7:0]	Reserved			NAND_GPMI_DDR_DLL_VAL (GPMI Read DDR DLL Target Value) 0000 - 7 0001 - 1 0111 - 0 1111 - 15			USB_SS_ENABLE	NAND_CS_NUM (Nand Number Of Devices) 00 - 1 01 - 2 10 - 4 11 - Reserved
0x4B0[31:16]	0x4B0[23:16]	Reserved	FlexSPI NAND Busy Bit Offset Override			FlexSPI NAND CS Interval 00-100ns 01-200ns 10-400ns 11-50ns		FlexSPI NAND Column Address Width 00-12 01-13 10-14 11-15	

i.MX8M Plus Boot Mode

BOOT_MODE3	BOOT_MODE2	BOOT_MODE1	BOOT_MODE0	Boot Modes
0	0	0	0	Boot From Internal Fuses
0	0	0	1	USB Serial Download
0	0	1	0	USDHC3 (eMMC boot only, SD3 8-bit) Default
0	0	1	1	USDHC2 (SD boot only, SD2)
0	1	0	0	NAND 8-bit single device 256 page
0	1	0	1	NAND 8-bit single device 512 page
0	1	1	0	QSPI 3B Read
0	1	1	1	QSPI Hyperflash 3.3V
1	0	0	0	ecSPI Boot
1	0	0	1	Reserved
1	0	1	0	FLEXSPI Serial NAND 2k page
1	0	1	1	FLEXSPI Serial NAND 4k page
1	1	0	0	Reserved
1	1	0	1	Reserved
1	1	1	0	Reserved
1	1	1	1	Reserved

Full Line Address	Physical Address	7	6	5	4	3	2	1	0
0x470[15:0]	0x470[15:8]	BOOT_MODE_FUSES BootRom will retrieve boot mode from these fuses instead of BOOT_MODE pins if * BOOT_MODE_PINS=0x0 or * BT_FUSE_SEL blown				OVERRIDE_USDHC_BT_SEL 0 - Do not override 1 - Override	OVERRIDE_USDHC_BT_SEL_VAL 00 - uSDHC1 SD 01 - uSDHC1 eMMC 10 - uSDHC2 eMMC 11 - uSDHC3 SD		OVERRIDE_NAND_PG_PER_BLK 0 - Do not override 1 - Override
0x480[15:0]	0x480[15:8]	BT_LPB (Core/DDR/Bus) '00'/'01' - LPB Disable '10' - Div by 2 '11' - Div by 4	BT_LPB_POLARITY (GPIO polarity)	ICACHE_DIS L1 I-Cache DISABLE	TZASC_EN	WDG_EN '0' - Disabled '1' - Enabled	BT_FREQ_SEL (ARM/DDR) 0 - 800 / 800 MHz 1 - 400 / 400 MHz	DCACHE_DIS Disable L1 and L2 D-Cache	
0x480[31:16]	0x480[31:24]	ECSP1_PORT_SEL 000 - eCSP1 001 - eCSP2 010 - eCSP3	ECSP1_ADDR_SEL 0 - 3-bytes (24-bit) 1 - 2-bytes (16-bit)	ECSP1_CS_SEL(SPI only) 00 - CS#0 (default) 01 - CS#1 10 - CS#2 11 - CS#3	RECOVER_ECSP1_BOOT_EN '0' - Disabled '1' - Enabled	DCACHE_BYPASS_DIS			
0x490[15:0]	0x490[15:8]	USDHC_DLL_SEL 0 - DLL Slave Mode for 1 - DLL Override Mode	SDMMC_DLL_DLY[6:0] Delay target for USDHC DLL, it is applied to slave mode target delay or override mode target delay depends on DLL Override fuse bit value.						
0x490[31:16]	0x490[31:24]	USDHC_OVRD_PAD_SETTING_LOW[7:0]							
0x4A0[15:0]	0x4A0[15:8]	BT_TOGGLE_MODE	NAND_FCB_SERCH_COUNT 00 - 2 01 - 2 10 - 4 11 - 8	NAND_TG_PREAMBLE_RD_LATENCY (Toggle Mode 33MHz Preamble Delay, Read Latency) '000' - 16 GPMICKL cycles. '001' - 1 GPMICKL cycles. '010' - 2 GPMICKL cycles. '011' - 3 GPMICKL cycles. '100' - 4 GPMICKL cycles. '101' - 5 GPMICKL cycles. '110' - 6 GPMICKL cycles. '111' - 7 GPMICKL cycles. '1111' - 15 GPMICKL cycles				NAND_RST_TIME	
0x4A0[31:16]	0x4A0[31:24]	NAND_OVERRIDE_PAD_SETTING[7:0]							
0x4B0[15:0]	0x4B0[15:8]	NAND_READ_RETRY_SEQ_ID[3:0] 0000 - don't use read retry(RR) sequence embedded in ROM 0001 - Micron 20nm RR sequence 0010 - Toshiba A19nm RR sequence 0011 - Toshiba 19nm RR sequence 0100 - SanDisk 19nm RR sequence 0101 - SanDisk 19nmRR sequence 0110 - Hynix 20nm A Die RR sequence 0111 - Hynix 26nm RR sequence 1000 - Hynix 20nm B Die RR sequence 1001 - Hynix 20nm C Die RR sequence Others - Reserved				NAND_ROW_ADDR_BYTES 00 - 3 01 - 2 10 - 4 11 - 5	Reserved	Reserved	
0x4B0[31:16]	0x4B0[31:24]	RNG_TRIM[7:0]							

Manufacturing Test



BOOT_MODE1	BOOT_MODE0	Boot Modes
1	0	USDHC3 (eMMC boot only, SD3 8-bit)
0	1	USB Serial Download

Preliminary - Subject to Change without Notice!
NXP CONFIDENTIAL AND PROPRIETARY

Microcontroller Product Group
6501 William Cannon Drive West
Austin, TX 78735-6508

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

ICAP Classification: CP: IUC: X PUR:



Designer: Frank, Elyon
Drawing Title: **X-8MPLUSLPD4-PWR**

Drawn by: Frank, Elyon
Page Title: **BOOT_CFG**


Approved: <Approver>
Size A2
Document Number: SCH-46881 PDF:SPF-46881
Date: Wednesday, November 04, 2020 | Sheet 11 of 14

Rev A1



SYS PMIC



GND Testpoints



Backup PWR Supply



i.MX8M Plus LPDDR4 EVK Power Sequence and Operating Range


SEQ	PWR/Signal	REG	MIN	TYP	MAX	Max Current(mA)
1	NVCC_SNVS_1V8	LDO1	1.71	1.8	1.95	10
2	32K_INTERNAL	RTC_CLK	--	--	--	--
3	VDD_SOC	BUCK1/3	0.805/0.9	0.85/0.95	0.9/1.0	6000
4	VDD_ARM	BUCK2	0.805/0.9/0.95	0.85/0.95/1.0	0.9/1.0/1.05	3000
5	VDDA_1V8	LDO3	1.71	1.8	1.89	300
6	VDD_1V8/NVCC_XXX	BUCK5	1.65	1.8	1.95	2000
7	NVCC_DRAM_1V1	BUCK6	1.045	1.1	1.155	2000
8	VDD_3V3/NVCC_XXX	BUCK4	3	3.3	3.6	3000
8	VSD_3V3	MUXSW	3	3.3	3.6	400
9	NVCC_SD2	LDO5	3.0/1.65	3.3/1.8	3.6/1.95	150
10	POR_B	POR_B	--	--	--	--

Preliminary - Subject to Change without Notice!
NXN CONFIDENTIAL AND PROPRIETARY



		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-5500	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
Designer: Frank, Elyon	Drawing Title: X-8MPLUSLPD4-PWR	ICAP Classification: CP IUC X PUBL	
Drawn by: Frank, Elyon	Page Title: PMIC	Approved: <Approver>	
Size C	Document Number SCH-46881 PDF-SPF-46881	Date: Wednesday, November 04, 2020	Sheet 12 of 14

B2B Connector for CPU Board


Header





Header



Header




Header



Preliminary - Subject to Change without Notice!
NXP CONFIDENTIAL AND PROPRIETARY


		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-5500	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP		IUC: A PUBL	
Designer: Frank, Eyon	Drawing Title: X-8MPLUSLPD4-PWR		
Drawn by: Frank, Eyon	Page Title: SOM Interface		
Approved: <Approver>	Size C	Document Number SCH-46881 PDF-SPF-46881	Rev A1
Date: Wednesday, November 04, 2020		Sheet 13	of 14

Current Sense Range Select Circuit




Note:
Be careful of using BLEED(Discharge), should not impact the accuracy of low power measurement!
Rs1', Rs2', Rs3', Rs4', Rs5', Rs6', Rs7', Rs8', Rs9', Rs10', Rs11', Rs12', Rs13', Rs14', Rs15', Rs16', Rs17', Rs18', Rs19', Rs20', Rs21', Rs22', Rs23', Rs24', Rs25', Rs26', Rs27' have second positive sensing point for high current measurement!

Fixed Current Sense Resistors



Monitors




Power Measurement Equations:

$$\begin{aligned} I_{sense} &= V_{sense} / R_s \\ V_{out} &= V_{sense} + (V_{sense} +) - V_{sense} \\ Power1 &= I_{sense} \times V_{out} \\ Power2 &= I_{sense} \times V_{out_typ}(\text{Theoretical Value}) \end{aligned}$$


FT4232 I2C Address Table

Pin	Type	Device	Address	Voltage
U12	M1	PAC1934T	0x11(00100014)	3.3V
U14	M2	PAC1934T	0x12(00100100)	3.3V
U25	M3	PAC1934T	0x13(00100110)	3.3V
U17	M4	PAC1934T	0x14(00100100)	3.3V
U18	M5	PAC1934T	0x15(00100104)	3.3V
U19	M6	PAC1934T	0x16(00100110)	3.3V
U16	M7	PAC1934T	0x17(00100114)	3.3V
U28	M8	PAC1934T	0x18(00100004)	3.3V
U29	EEPROM	AT24C32	0xA0(10100004)	3.3V
U23	I2C Switch	PCA9446	0x71(11100014)	3.3V
U70(BB)	I2C S	PCA9446A	0x70(10100004)	3.3V
U90(BB)	EEPROM	AT24C16C(DNP)	0x57(10111114)	3.3V


Power Measurement Interface




External Interface




System ID



I2C Expansion




Level Shifter




I2C Bus to Monitors




FSC Ctrl Lever Shifter



Power



Preliminary - Subject to Change without Notice!
NXP CONFIDENTIAL AND PROPRIETARY



8MPLUS-BB

i.MX8M Plus Reference Base Board

Table of Content

Page 1	Cover
Page 2	Block Diagram
Page 3	PWR TREE
Page 4	CPU IO INTERFACE
Page 5	USB TYPE-C Power
Page 6	USB3.0 TYPE-C DRP
Page 7	USB3.0 HOST
Page 8	Giga Ethernet0
Page 9	Giga Ethernet1
Page 10	M.2 PCIe3.0
Page 11	MicroSD
Page 12	MIPI CSI
Page 13	MIPI DSI
Page 14	LVDS Display
Page 15	HDMI Display
Page 16	Audio CODEC
Page 17	CAN
Page 18	Expansion CN
Page 19	Remote Debug
Page 20	Power
Page 21	BOOT_CFG

1. Interrupted lines coded with the same letter or letter combinations are electrically connected.
2. Device type number is for reference only. The number varies with the manufacturer.
3. Special signal usage:
 - _B Denotes - Active-Low Signal
 - <> or [] Denotes - Vectored Signals
4. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

Preliminary - Subject to Change without Notice!

This board was designed for maximum flexibility in software development and demonstrates multiple functions possible with i.MX processors. Although best design practices have been applied, some areas may not be suitable for a mass-production design.

NXP CONFIDENTIAL AND PROPRIETARY

Revision History

Rev. Code	Date	By	Description
A	2019-11-04	Frank	Initial version
A1	2020-04-28	Frank	1. Change R452 to 1K, to get the correct output level of VPCle_3V3. 2. Update PMIC PCA9450C I2C address to "0x25", according to latest datasheet. 3. Update "ENET0" naming to "ENET2", to meet with latest fusemap and software definition. 4. Change R51 to 324K, to meet the new requirement for VBUS detect threshold ($\geq 3.7V$) from USB Type-C Functional Test Specification since 2019 5. Change several Boot Mode configurations to "Reserved". 6. Update the block diagram, change "OTG" to "Dual Role". 7. Change U48 from PCA9617ADP to PCA9509ADP for better compatibility of HDMI monitors, R185 needs be populated.
A2	2020-10-10	Frank	1. Change D2, D4 from NSR0320 to BAT54HT1 to reduce the reverse leakage current for Type-C Quadramax Load Test. 2. Change R186 from 10K to 100K, D9, D32 from NSR0320 to BAT54HT1 to reduce the leakage current on CEC line. HDMI CTS requires $\leq 1.8\mu A$ on CEC line. 3. Change R333, R334 from 4.7K to 1.5K, for better drive strength of I2C signals. 4. Change U30 from PCMF1USB3S to PCMF1HDMI2S, which is dedicated for HDMI application. 5. DNP R432 and R433, remove the signal connections for USB1_DNU(USB1_ID), USB2_DNU(USB2_ID), these pins CAN'T be used, according to latest i.MX8M Plus datasheet.
A3	2021-01-11	Frank	1. Change "X-8MPLUS-BB" to "8MPLUS-BB" for mass production. 2. Remove the text "NXP CONFIDENTIAL AND PROPRIETARY" on each page. 3. Change R452 to 0ohm, to improve load transient response for high power consumption M.2 devices. 4. Change U56 from NTB0104 to NTS0104, which can support bigger capacitive load.
B	2021-03-12	Frank	1. Remove Q3, add U81 and related components to reduce the output delay of PCIe external reference clock. 2. Remove R432, R433, as USB1_DNU(USB1_ID), USB2_DNU(USB2_ID) are not used. 3. Add R142, provide the connection for M.2 PCIe_DIS2, DNP as default. 4. Add R163, provide the option to control PWDN of each camera module separately, DNP as default.
B1	2021-05-13	Elyon	1. Change C120 and C121 to 0.22uF (150-79999) to meet the spec requirement for PCIe Gen3 TX AC coupling capacitance (175~265nF).


		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer: FL		ICAP Classification: CP: IUD: X PUB:	
Drawn by: FL		Page Title: 8MPLUS-BB	
Approved: <Approver>		Title and Rev History SCH-46370 PDF: SPF-46370 Rev B1	
Size C		Document Number	
Date: Thursday, May 13, 2021		Sheet 1 of 21	

IMX8MPLUSLPD4 - EVK


Block Diagram

8MPLUSLPD4 - EVK 46371
8MPLUSLPD4-CPU 46368
8MPLUS-BB 46370

8MPLUSDR4 - EVK 47568
8MPLUSDDR4 - CPU 47568
8MPLUS - BB 46370




IMX8MPLUSLPD4-EVK PWR TREE





IO Connector

Receptacle




Receptacle




SAI Usage

Port	Usage
SAI1	RGMII ENET1, IO
SAI2	M.2 BT
SAI3	Audio Codec
SPDIF	CAN1/I2C5
SAI5	PDM MIC/CAN2

Receptacle




Receptacle




I2C Address Table

Port	Type	Device	Address	Voltage
IC21	PMIC	PCA9450C	0x25(0100101x)	1.8V
	LVDS0	IT6263	0x4C(1001100x)	1.8V
IC22	DSI-HDMI	ADV7535	0x3C(0111110x)	1.8V
	M.2 Clock	9FGV0241A	0x68(101000xx)	3.3V
	Type-C1	PTN5110	0x69(1010000x)	3.3V
	CSI1	NX2P03483UK	0x72(1110010x)	3.3V
	CSI1			1.8V
	M.2			1.8V
IC23	LVDS1	IT6263	0x4C(10011100x)	1.8V
	Type-C0	PTN5110	0x50(1010000x)	3.3V
	CODEC	WM8960	0x1A(00111010x)	1.8V
	IO EXP	PCA6416A	0x20(01000000x)	1.8V
	CS2			3.3V
IC25	IC25_CN			3.3V


IO Expansion




I2C Level shifter



POR_B Buffer



CAN Selection





		Microcontroller Product Group 6501 Wilson Canyon Drive West Austin, TX 78735-6508 512-674-6000 and fax 512-674-6001 www.nxp.com	
This document contains information proprietary to NXP and is not to be distributed or used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification:		QP:	EO: X: PUR:
Designer: FL	Drawing Title: 8MPLUS-BB		
Drawn by: FL	Page Title: CPU IO Interface		
Approved /Approved	Size Document Number D 501-45370 PDF: SPW-45370	Rev B1	
Date: Thursday, May 13, 2021		Sheet 6 of 21	


USB Type-C Power Supply

This is the power supply, must be ON for system running!


USB TYPE-C Port 0



CC Logic Detection




Always ON LDO




		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
		ICAP Classification: CP: IUQ: X PUBL:	
Designer: FL	Drawing Title: 8MPLUS-BB		
Drawn by: FL	Page Title: USB TYPE-C Power		
Approved: <Approver>	Size A3	Document Number SCH-46370 PDF: SPF-46370	Rev B1
Date: Thursday, May 13, 2021		Sheet 5	of 21

USB3.0 HOST




5V Source Load Switch




Caution:
I.MX8M Plus USBx_ID pins are changed to USBx_DNU, CAN'T be used. Recommend to use common GPIO if USB Identification is needed.

		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598		
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.				
ICAP Classification: CP: IUO: X PUBI:				
Designer: FL	Drawing Title: 8MPLUS-BB			
Drawn by: FL	Page Title: USB3.0 HOST			
Approved: <Approver>	Size A4	Document Number SCH-46370 PDF: SPF-46370		Rev B1
Date: Thursday, May 13, 2021		Sheet 7	of 21	

RGMII 10/100/1000Mbps Ethernet



Power-on Strapping Pins CFG



RGMII Power Source	CFG_EXT	CFG_LDO[1:0]
External 3.3V	1	00
External 2.5V	1	01
External 1.8V	1	10
External 1.5V	1	11
Internal 2.5V	0	01
Internal 1.8V(Default)	0	10
Internal 1.5V	0	11

Pull-up for additional 2ns delay to TXC/RXC for data latching.

```

ENET1_RXD1/TXDLY
ENET1_RXD0/RXDLY

```



ENET1_RXCTL/PHYAD

ENET1_RXD2/PLLOR

Pull-up to disable PLL @ ALDPS mode.

PHY Address	PHYAD[2
0	001




2	001
---	-----



ESD protection


		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-6598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductor.			
ICAP Classification:		CP:	IUG:
PUBL:			
Designer: FL	Drawing Title: 8MPLUS-BB		
Drawn by: FL	Giga Ethernet1		
Approved <Approver>	Size C	Document Number SCH-46370 PDF: SPF-46370	Row B1
Date Thursday, May 13, 2021	1 Sheet 8 of 21		

PCIe3.0 M.2/NGFF



		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP: IJO: X PUBI:			
Designer: FL	Drawing Title: 8MPLUS-BB		
Drawn by: FL	Page Title: M.2 PCIe		
Approved: <Approver>	Size A3	Document Number SCH-46370 PDF: SPF-46370	Rev B1
Date: Thursday, May 13, 2021		Sheet 10 of 21	

MicroSD 3.0



Microcontroller Product Group

6501 William Cannon Drive West
Austin, TX 78735-8598

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

ICAP Classification: CP: IUO: X PUBI:

Designer:
FL

Drawing Title:

8MPLUS-BB

Drawn by:
FL

Page Title:

MicroSD

Approved:
<Approver>

Size
A

Document Number

SCH-46370 PDF: SPF-46370


Rev
B1

Date: Thursday, May 13, 2021


Sheet 11 of 21

Camera CSI Interface

Camera 1#





Camera 2#








CSI_SYNC1 R29 0 DNP CSI_SYNC2

SYNC signal comes from one sensor to another.





ESD protection






		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP: IJO: X PUBI:			
Designer: FL	Drawing Title: 8MPLUS-BB		
Drawn by: FL	Page Title: MIPI CSI		
Approved: <Approver>	Size A3	Document Number SCH-46370 PDF: SPF-46370	Rev B1
Date: Thursday, May 13, 2021		Sheet 12 of 21	

DSI Display




ESD protection






		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP: IUO: X PUBI:			
Designer: FL	Drawing Title: 8MPLUS-BB		
Drawn by: FL	Page Title: MIPI DSI		
Approved: <Approver>	Size A4	Document Number SCH-46370 PDF: SPF-46370	Rev B1
Date: Thursday, May 13, 2021		Sheet 13 of 21	

LVDS Display







LVDS0 Display






LVDS1 Display



ESD protection




		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP: IJU: X PUBI:			
Designer: FL	Drawing Title: 8MPLUS-BB		
Drawn by: FL	Page Title: LVDS DISPLAY		
Approved: <Approver>	Size A3	Document Number SCH-46370 PDF: SPF-46370	Rev B1
Date:	Thursday, May 13, 2021		Sheet 14 of 21



		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598		
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.		
ICAP Classification: CP: IVO: X PUBI:				
Designer: FL	Drawing Title: 8MPLUS-BB			
Drawn by: FL	Page Title: HDMI Display			
Approved: <Approver>	Size A3	Document Number SCH-46370 PDF: SPF-46370	Rev B1	
Date: Thursday, May 13, 2021		Sheet 15 of 21		


Audio CODEC

HP JACK




HP MIC

Speaker Power Control






Speaker




		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP: IUO: X PUBI:			
Designer: FL	Drawing Title: 8MPLUS-BB		
Drawn by: FL	Page Title: Audio CODEC		
Approved: <Approver>	Size A3	Document Number SCH-46370 PDF: SPF-46370	Rev B1
Date: Thursday, May 13, 2021		Sheet 16 of 21	

CAN Bus

Dual CAN FD




Level shifter




DIR=H, A -> B
DIR=L, A <- B

DB9 Female




DB9 Female




		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP: IUC: X PUBL:			
Designer: FL	Drawing Title: 8MPLUS-BB		
Drawn by: FL	Page Title: Audio CODEC		
Approved: <Approver>	Size B	Document Number SCH-46370 PDF: SPF-46370	Rev B1
Date: Thursday, May 13, 2021		Sheet 17 of 21	

Expansion Connectors



EXP CN






I2C CN



Level Shifter




FAN Power Control




		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP: IJO: X PUBL:			
Designer: FL		Drawing Title: 8MPLUS-BB	
Drawn by: FL		Page Title: Expansion CN	
Approved: <Approver>		Size A3	Document Number SCH-46370 PDF: SPF-46370
		Rev B1	
Date: Thursday, May 13, 2021		Sheet 18	of 21

UART-USB Remote Debug


Power




JTAG Interface




Buttons




System ID



JTAG Remote Control



Bootmode Remote Control




FT Connected First → FT_V3V1V8 ON → FT_BOOT_MODE Input → REMOTE_SEL HIGH → Board Power/Repower → VDD_V18 ON → POR_B

FT_BOOT_MODE Output → Connection switch to Remote Debug → Switch enable → BOOT_MODE Sampling


CPU Power On First → VDD_V18 ON → POR_B

Switch enable
Switch select to Local Switch
BOOT_MODE Sampling


IO Expansion




UART Level Shifter




Misc Remote Control



ONOFF Remote Control




Expansion Interface for Power Measurement Board Receptacle




		Microcontroller Product Group 6801 West Wacker Drive West Austin, TX 78757-6055	
		This document contains information proprietary to NXP and shall not be used for engineering design, development or manufacture in violation or in part without the written permission of NXP Semiconductor.	
NXP Classification: CP			
Design- File:	Drawing Title:	S.O. : C_PUB	
8MPLUS-BB			
Drawn by:	Page 1 of 1	Debug	
Approved- Signature:	Site ID:	Document Number:	Rev B1
Date:	Release Date:	S02H-46370 (PUB) -SPH-46370	1 of 1

SYSTEM POWER


Main PWR (5-20V-->5V)




3.3V for Peripherals




12V for Peripherals




PWR LED




Standoff for CPU board



Base board screw holes



GND Testpoints



		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification:		CP:	IUC: X PUBL:
Designer: FL	Drawing Title: 8MPLUS-BB		
Drawn by: FL	Page Title: Power		
Approved: <Approver>	Size A3	Document Number SCH-46370 PDF: SPF-46370	Rev B1
Date:	Thursday, May 13, 2021	Sheet 20 of 21	

Boot Mode and CFG Switch

i.MX8M Plus ROM Fuse


Full Line Address	Physical Address	7	6	5	4	3	2	1	0
0x470[15:0]	0x470[7:0]	OVERRIDE_NAND_PG_PER_BLK_VAL 00 - 32 pages 01 - 64 pages 10 - 128 pages 11 - 32 pages		OVERRIDE_FLEXSPI_BT_SEL 0 - Do not override 1 - Override	OVERRIDE_FLEXSPI_BT_SEL_VAL 00 - FlexSPI (Hyperflash 1.8V) 01 - FlexSPI (Flash with 4B READ(1x13 default supported)) 10 - Default Octal mode (Micron, supported on 8QXP B0 already) 11 - Default Octal mode (Mxic, Nice to have)		FLEXSPI_AUTO_PROBE_EN 0 - Disable 1 - Enable	FLEXSPI_AUTO_PROBE_TYPE 00 - QuadSPI NOR 01 - MicOctal 10 - MicronOctal 11 - AdestoOctal	
0x480[15:0]	0x480[7:0]	Reserved		FLEXSPI_DUMMY_CYCLE_SEL			FLEXSPI_FEQ_SEL 000 - 100 MHz 001 - 133 MHz 010 - 166 MHz 011 - 200 MHz 100 - 80 MHz 101 - 20 MHz		
0x480[31:16]	0x480[23:16]	NOC_ID_REMAP_BYPASS	ROM_NO_LOG if blown, ROM will not log event to log buffer	SDP_DISABLE Disable USB serial download	FORCE_BT_FROM_FUSE Boot from programmed fuses, not Boot Mode Pins	FLEXSPI_HOLD_TIME_SEL 00 - 500us 01 - 1ms 10 - 3ms 11 - 10ms		WDG_TIMEOUT_SELECT 00 - 2.0s 01 - 1.5s 10 - 1.0s 11 - 0.5s	
0x490[15:0]	0x490[7:0]	USDHC_PWR_EN 0 - No power cycle 1 - Enabled via	EMMC_FAST_BT 0 - Regular 1 - Fast Boot	SDMMC_BUS_WIDTH 00 - 8-bit 01 - 4-bit 10 - 8-bit DDR (MMC 4.4) 11 - 4-bit DDR (MMC 4.4)		SD_SPEED: 00 - Normal/SDR12 01 - High/SDR25 10 - SDR50 11 - SDR104	EMMC_SPEED: 00 - Normal 01 - High	USDHC_VOL_SEL For Normal Boot Mode IO Voltage 0 - 3.3V 1 - 1.8V	USDHC_MFG_VOL_SEL For Mfg Mode IO Voltage 0 - 3.3V 1 - 1.8V
0x490[31:16]	0x490[23:16]	RECOVERY_SDMMC_BOOT_DIS 0 - Enable 1 - Disable	IMG_CNTN_SET1_OFFSET			USDHC_PAD_SION_EN 0 - Disable 1 - Enable		Reserved	USDHC_DLL_EN 0 - Disable DLL for SD/eMMC 1 - Enable DLL for SD/eMMC
0x4A0[15:0]	0x4A0[7:0]	SD_CALI_STEP '00' - 1 TBD	USDHC_PWR_INTERVAL 00 - 20ms 01 - 10ms 10 - 5ms 11 - 2.5		USDHC_PWR_DELAY 0 - 5ms 1 - 2.5ms	USDHC_PWR_POLARITY 0 - Low 1 - High		USDHC_OVRD_PAD_SETTING_UP1	EMMC_FAST_BT_ACK 0 - Boot Ack Disabled 1 - Boot Ack Enabled
0x4A0[31:16]	0x4A0[23:16]	Reserved							
0x4B0[15:0]	0x4B0[7:0]	Reserved	NAND_GPMI_DDR_DLL_VAL (GPMI Read DDR DLL Target Value) 0000 - 7 0001 - 1 0111 - 0 1111 - 15			Reserved		NAND_CS_NUM (Nand Number Of Devices) 00 - 1 01 - 2 10 - 4 11 - Reserved	
0x4B0[31:16]	0x4B0[23:16]	Reserved	FlexSPI NAND Busy Bit Offset Override			FlexSPI NAND CS Interval 00-100ms 01-200ms 10-400ms 11-50ms		FlexSPI NAND Column Address Width 00-12 01-13 10-14 11-15	

i.MX8M Plus Boot Mode

BOOT_MODE3 SW4 [1]	BOOT_MODE2 SW4 [2]	BOOT_MODE1 SW4 [3]	BOOT_MODE0 SW4 [4]	Boot Modes SW4 [1-4]
0	0	0	0	Boot From Internal Fuses
0	0	0	1	USB Serial Download
0	0	1	0	USDHC3 (eMMC boot only, SD3 8-bit) Default
0	0	1	1	USDHC2 (SD boot only, SD2)
0	1	0	0	NAND 8-bit single device 256 page
0	1	0	1	NAND 8-bit single device 512 page
0	1	1	0	QSPI 3B Read
0	1	1	1	QSPI Hyperflash 3.3V
1	0	0	0	ecSPI Boot
1	0	0	1	Reserved
1	0	1	0	Reserved
1	0	1	1	Reserved
1	1	0	0	Reserved
1	1	0	1	Reserved
1	1	1	0	Reserved
1	1	1	1	Reserved

Full Line Address	Physical Address	7	6	5	4	3	2	1	0
0x470[15:0]	0x470[15:8]	BOOT_MODE_FUSES BootRom will retrieve boot mode from these fuses instead of BOOT_MODE pins if * BOOT_MODE_PINS=0x0 or * BT_FUSE_SEL blown				OVERRIDE_USDHC_BT_SEL 0 - Do not override 1 - Override	OVERRIDE_USDHC_BT_SEL_VAL 00 - uSDHC1 SD 01 - uSDHC1 eMMC 10 - uSDHC2 eMMC 11 - uSDHC3 SD		OVERRIDE_NAND_PG_PER_L1 0 - Do not override 1 - Override
0x480[15:0]	0x480[15:8]	BT_LPB (Core/DDR/Bus) '00'/'01' - LPB Disable '10' - Div by 2 '11' - Div by 4		BT_LPB_POLARITY (GPIO polarity)	ICACHE_DIS L1 I-Cache DISABLE	TZASC_EN	WDG_EN '0' - Disabled '1' - Enabled	BT_FREQ_SEL (ARM/DDR) 0 - 800 / 800 MHz 1 - 400 / 400 MHz	DCACHE_DIS Disable L1 and L2 D-Cache
0x480[31:16]	0x480[31:24]	ECSPi_PORT_SEL 000 - eCSPI1 001 - eCSPI2 010 - eCSPI3			ECSPi_ADDR_SEL 0 - 3-bytes (24-bit) 1 - 2-bytes (16-bit)	ECSPi_CS_SEL(SPI only) 00 - CS#0 (default) 01 - CS#1 10 - CS#2 11 - CS#3		RECOVER_ECSPi_BOOT_EN '0' - Disabled '1' - Enabled	DCACHE_BYPASS_DIS
0x490[15:0]	0x490[15:8]	USDHC_DLL_SEL 0 - DLL Slave Mode for 1 - DLL Override Mode		SDMMC_DLL_DLY[6:0] Delay target for USDHC DLL, it is applied to slave mode target delay or override mode target delay depends on DLL Override fuse bit value.					
0x490[31:16]	0x490[31:24]	USDHC_OVRD_PAD_SETTING_LOWR[7:0]							
0x4A0[15:0]	0x4A0[15:8]	BT_TOGGLE_MODE		NAND_FCB_SERCH_COUNT 00 - 2 01 - 2 10 - 4 11 - 8		NAND_TG_PREAMBLE_RD_LATENCY (Toggle Mode 33MHz Preamble Delay, Read Latency) '000' - 16 GPMICLK cycles. '001' - 1 GPMICLK cycles. '010' - 2 GPMICLK cycles. '011' - 3 GPMICLK cycles. '100' - 4 GPMICLK cycles. '101' - 5 GPMICLK cycles. '110' - 6 GPMICLK cycles. '111' - 7 GPMICLK cycles. '1111' - 15 GPMICLK cycles.			NAND_RST_TIME
0x4A0[31:16]	0x4A0[31:24]	NAND_OVRDIDE_PAD_SETTING[7:0]							
0x4B0[15:0]	0x4B0[15:8]	NAND_READ_RETRY_SEQ_ID[3:0] 0000 - don't use read retry(RR) sequence embedded in ROM 0001 - Micron 20nm RR sequence 0010 - Toshiba A19nm RR sequence 0011 - Toshiba 19nm RR sequence 0100 - SanDisk 19nm RR sequence 0101 - SanDisk 19nmRR sequence 0110 - Hynix 20nm A Die RR sequence 0111 - Hynix 26nm RR sequence 1000 - Hynix 20nm B Die RR sequence 1001 - Hynix 20nm C Die RR sequence Others - Reserved				NAND_ROW_ADDR_BYTES 00 - 3 01 - 2 10 - 4 11 - 5		Reserved	Reserved
0x4B0[31:16]	0x4B0[31:24]	RNG_TRIM[7:0]							

Boot Switch



Caution:
BOOT_MODE0, BOOT_MODE1, BOOT_MODE2, BOOT_MODE3, JTAG_MOD and POR_B must be pulled to "11111" for i.MX8M Plus to enter Boundary Scan mode.

		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78753-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer: FL		ICAP Classification: CP IUC X FUEL	
Drawn by: FL		8MPLS-BB BOOT_CFG	
Approved: <Approver>		Size A2	Document Number SCH-46370 PDF: SPF-46370
Date: Thursday, May 13, 2021		Sheet 21	of 21 Rev B1

