

# High Voltage Linear Regulator

## 65 V, 100 mA

### NCP737

The NCP737 is a high-voltage tolerant linear regulator that offers the benefits of thermally enhanced MSOP8 EP and DFNW8 3x3 (on request) packages and is able to withstand continuous DC or transient input voltages up to 65 V with Ultra-low Quiescent Current below 5  $\mu$ A. The device is stable with small 1  $\mu$ F Ceramic Output Capacitors which allows smaller PCB design. The devices features enable pin compatible with standard CMOS logic, internal power good circuit with a user programmable delay via external capacitor. The active high output of power good has open drain with internal current limitation.

#### Features

- Wide Input Voltage Range: 3 V to 65 V
- Output Voltage Versions:
  - ♦ Fixed: 3.3 V (other versions on request)
  - ♦ Adjustable: from 1.2 V up to 20.0 V
- $\pm 0.5\%$  Accuracy at  $T_J = 25^\circ\text{C}$
- Very Low Quiescent Current: 5  $\mu\text{A}$  typ.
- Standby Current: 0.5  $\mu\text{A}$  typ.
- Stable with 1  $\mu\text{F}$  Ceramic Output Capacitor
- Power Good with Programmable Delay
- Thermal Shutdown and Current Limit Protection
- Built-in Soft Start Circuit to Suppress Inrush Current
- Available in Thermally Enhanced MSOP8 EP and DFNW8 3x3 (on request) Packages
- Output Active Discharge Functions
- These are Pb-free Devices

#### Typical Applications

- Telecom, Industrial
- Battery and High-voltage Rail Sensors, Alarms and Security Systems
- Battery Powered Hand Tools
- Home Automation
- Smart Metering
- White Goods

#### MARKING DIAGRAMS



MSOP8 EP 3x3  
(DN SUFFIX)  
CASE 846AT




XXXX = Specific Device Code  
A = Assembly Location  
Y = Year  
W = Work Week  
ZZ = Assembly Lot Code

#### On Request



DFNW8 3x3  
(ML SUFFIX)  
CASE 507AD



XXXXX = Specific Device Marking  
A = Assembly Location  
L = Wafer Lot  
Y = Year  
W = Work Week  
■ = Pb-Free Package

(Note: Microdot may be in either location)

#### ORDERING INFORMATION

See detailed ordering and shipping information on page 7 of this data sheet.

# NCP737





Figure 1. Typical Application Schematics



Figure 2. Pin Connections (Top view)



NOTES:

Blue objects are valid for ADJ version only.

Green objects are valid for FIX version only.

Brown objects are valid for active output discharge version only.

Black objects are common to all versions.

Figure 3. Internal Block Diagram

**Table 1. PIN FUNCTION DESCRIPTION**

Pin No. WDFNW8 3x3	Pin No. MSOP8-EP	Pin Name	Description
1	1	OUT	Regulator output pin. A capacitor $\geq 1 \mu\text{F}$ (effective) must be connected from this pin to GND to assure stability.
2	2	ADJ/NC	This pin is used for adjustable version to set the output voltage by external resistor divider. For fixed voltage versions leave this pin floating.
3	3	PG	Power good output pin. High-Z level for power ok, low level for fail. If not used, could be left unconnected or shorted to GND.
4	4	GND	Power supply ground pin.
5	5	ENA	Chip enable pin (active "H"). Do not leave this pin floating.
6	6	NC	Not connected pin. Leave this pin floating or connect to GND.
7	7	DEL	PG delay pin. Connect a capacitor to GND to adjust the PG delay time. Leave this pin floating if the function is not used.
8	8	IN	Power supply input pin.
EP	EP	EP	Exposed pad. Must be connected to GND potential.

**Table 2. ABSOLUTE MAXIMUM RATING**

Ratings		Symbol	Value	Unit
IN Pin Voltage Range (Note 1)		$V_{IN}$	-0.3 to 70	V
OUT Pin Voltage Range	ADJ Version	$V_{OUT}$	-0.3 to $[(V_{IN} + 0.3) \text{ or } 70]$ ; whichever is lower]	V
	FIX Versions		-0.3 to $[(V_{IN} + 0.3) \text{ or } (3 \times V_{OUT-NOM})]$ ; whichever is lower]	
OUT Pin Current (forced into the pin) (Note 4)		$I_{OUT-F}$	1	mA
EN Pin Voltage Range		$V_{ENA}$	-0.3 to $(V_{IN} + 0.3)$	V
ADJ Pin Voltage Range		$V_{ADJ}$	-0.3 to 3.6	V
DEL Pin Voltage Range		$V_{DEL}$	-0.3 to 3.6	V
PG Pin Voltage Range		$V_{PG}$	-0.3 to $(V_{IN} + 0.3)$	V
PG Pin Current		$I_{PG}$	5	mA
DEL Pin Current		$I_{DEL}$	5	$\mu\text{A}$
Maximum Junction Temperature		$T_{J(max)}$	150	$^{\circ}\text{C}$
Storage Temperature Range		$T_{STG}$	-55 to 150	$^{\circ}\text{C}$
ESD Capability, Human Body Model (Note 2)		$ESD_{HBM}$	2	kV
ESD Capability, Charged Device Model (Note 2)		$ESD_{CDM}$	1	kV
Moisture Sensitivity Level		MSL	TBD	-
Lead Temperature Soldering Reflow (SMD Styles Only), Pb-Free Versions (Note 3)		$T_{SLD}$	260	$^{\circ}\text{C}$

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

NOTE: Pin voltages are related to GND pin.

1. Refer to ELECTRICAL CHARACTERISTIC and APPLICATION INFORMATION for Safe operating Area
2. This device series incorporates ESD protection and is tested by the following methods:
  - ESD Human Body Model tested per ANSI/ESDA/JEDEC JS-001, EIA/JESD22-A114
  - ESD Charged Device Model tested per ANSI/ESDA/JEDEC JS-002, EIA/JESD22-C101
  - Latchup Current Maximum Rating:  $\leq 100 \text{ mA}$  per JEDEC standard: JESD78
3. For information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D
4. Continuous current forced into OUT pin must be limited at both cases: when  $V_{OUT-FORCED} > V_{IN}$  and when  $V_{OUT-FORCED} > 0 \text{ V}$  if LDO is disabled by EN pin (applicable to AD version only). Active discharge function is designed just to discharge output capacitor, not to continuously sink current.

## THERMAL CHARACTERISTICS (Note 5)

Characteristic	Symbol	MSOP-8	DFNW8 3x3	Unit
Thermal Resistance, Junction-to-Air	$R_{thJA}$	38.7	35.4	°C/W
Thermal Resistance, Junction-to-Case (top)	$R_{thJCt}$	102.0	87.3	°C/W
Thermal Resistance, Junction-to-Case (bottom)	$R_{thJCb}$	14.7	10.3	°C/W
Thermal Resistance, Junction-to-Board (top)	$R_{thJBt}$	15.2	10.1	°C/W
Thermal Characterization Parameter, Junction-to-Case (top)	$P_{siJCt}$	10.3	7.4	°C/W
Thermal Characterization Parameter, Junction-to-Board [FEM]	$P_{siJB}$	15.5	10.2	°C/W

5. Measured according to JEDEC board specification (board 2S2P, Cu layer thickness 1 oz, Cu area 645 mm<sup>2</sup>, no airflow). Detailed description of the board can be found in JESD51-7.

**Table 3. ELECTRICAL CHARACTERISTICS**  $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$ ;  $V_{IN} = V_{OUTNOM} + 0.5\text{ V}$  or  $3.0\text{ V}$  (whichever is greater),  $I_{OUT} = 10\text{ }\mu\text{A}$ ,  $C_{IN} = 1\text{ }\mu\text{F}$ ,  $C_{OUT} = 1\text{ }\mu\text{F}$  (Note 6), ADJ pin connected to  $V_{OUT}$  pin, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}\text{C}$ . (Note 7)

Parameter	Test Conditions	Symbol	Min	Typ	Max	Unit
<b>INPUT</b>						
Operating Input Voltage		$V_{IN}$	3	–	65	V
Input Voltage UVLO Threshold	$V_{IN}$ rising	$V_{UVLO-TH}$	1.7	2.6	3.0	V
Input Voltage UVLO Hysteresis	$V_{IN}$ falling	$V_{UVLO-HY}$	0.01	0.3	0.5	V
<b>OUTPUT</b>						
Output Voltage Accuracy (Note 8)	$T_J = 25^{\circ}\text{C}$	$V_{OUT}$	-0.5	$V_{NOM25}$	0.5	%
	$T_J = -40^{\circ}\text{C}$ to $125^{\circ}\text{C}$		-1.5	–	1.5	
ADJ Reference Voltage	ADJ version only	$V_{ADJ}$	–	1.2	–	V
ADJ Input Current	ADJ version only, $V_{ADJ} = 1.2\text{ V}$	$I_{ADJ}$	-100	10	100	nA
Output Voltage Range	ADJ version only	$V_{OUT-ADJ}$	$V_{ADJ}$	–	20	V
Line Regulation	$V_{IN} = (V_{OUT-NOM} + 0.5\text{ V})$ to $65\text{ V}$ , $V_{IN} \geq 3.0\text{ V}$	$\Delta V_O/\Delta V_I$	–	0.01	0.2	% $V_{OUT}$
Load Regulation	$I_{OUT} = 10\text{ }\mu\text{A}$ to $100\text{ mA}$	$\Delta V_O/\Delta I_O$	–	0.1	0.4	% $V_{OUT}$
Dropout Voltage	$I_{OUT} = 100\text{ mA}$ , all $V_{OUT-NOM}$ versions	$V_{DO}$	–	265	500	mV
Output Current Limit	$V_{OUT-FORCED} = V_{OUT-NOM} - 100\text{ mV}$	$I_{OLIM}$	110	200	300	mA
Short Circuit Current	$V_{OUT} = 0\text{ V}$	$I_{OSC}$	110	200	300	
Active Discharge Resistance	$V_{EN} = 0\text{V}$	$R_{ADIS}$	–	50	–	Ω
<b>CURRENT CONSUMPTION</b>						
Disable Current	$V_{EN} = 0\text{ V}$ , $V_{IN} = (V_{OUT-NOM} + 0.5\text{ V})$ to $65\text{ V}$ , $V_{IN} \geq 3.0\text{ V}$	$I_{DIS}$	–	0.5	5	μA
Quiescent Current	$I_{OUT} = 0\text{ mA}$ , $V_{IN} = (V_{OUT-NOM} + 0.5\text{ V})$ to $65\text{ V}$ , $V_{IN} \geq 3.0\text{ V}$	$I_Q$	–	5	15	μA
Ground Current	$I_{OUT} = 100\text{ mA}$	$I_{GND}$	–	300	500	μA
<b>ENABLE THRESHOLDS</b>						
Enable Voltage Threshold	$V_{EN}$ rising	$V_{EN-TH}$	0.3	0.8	1.2	V
Enable Voltage Hysteresis	$V_{EN}$ falling	$V_{EN-HY}$	0.01	0.1	0.3	V
Enable Pin Current	$V_{EN} \leq 65\text{ V}$	$I_{EN}$	–	0.1	1	μA
<b>PSRR AND NOISE</b>						
Power Supply Ripple Rejection	$V_{OUT} = 3.3\text{ V}$ (ADJ), $C_{FF} = 10\text{ nF}$ , $C_{OUT} = 2.2\text{ }\mu\text{F}$ , $I_{OUT} = 100\text{ mA}$ $f = 100\text{ Hz}$ , $0.1\text{ V}_{p-p}$ $f = 1\text{ kHz}$ , $0.1\text{ V}_{p-p}$ $f = 100\text{ kHz}$ , $0.1\text{ V}_{p-p}$	PSRR	–	77	–	dB
			–	73	–	
			–	30	–	

**Table 3. ELECTRICAL CHARACTERISTICS**  $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$ ;  $V_{IN} = V_{OUTNOM} + 0.5\text{ V}$  or  $3.0\text{ V}$  (whichever is greater),  $I_{OUT} = 10\text{ }\mu\text{A}$ ,  $C_{IN} = 1\text{ }\mu\text{F}$ ,  $C_{OUT} = 1\text{ }\mu\text{F}$  (Note 6), ADJ pin connected to  $V_{OUT}$  pin, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}\text{C}$ . (Note 7)

Parameter	Test Conditions	Symbol	Min	Typ	Max	Unit
<b>PSRR AND NOISE</b>						
Output Noise Voltage	$V_{OUT} = 3.3\text{ V}$ (ADJ), $C_{FF} = 10\text{ nF}$ , $C_{OUT} = 2.2\text{ }\mu\text{F}$ , $I_{OUT} = 100\text{ mA}$ $f = 10\text{ Hz to }100\text{ kHz}$ $f = 10\text{ Hz to }1\text{ MHz}$	$V_{NOISE}$	–	83	–	$\mu\text{V}_{\text{rms}}$
<b>POWER GOOD, DELAY</b>						
Power Good $V_{OUT}$ Threshold	$V_{OUT}$ rising	$V_{PG-THR}$	85%	90%	95%	$V_{OUTNOM}$
	$V_{OUT}$ falling	$V_{PG-THF}$	83%	88%	93%	
Power Good $V_{OUT}$ Hysteresis		$V_{PG-HY}$	–	2.5%	4%	
Power Good Voltage Low	$V_{OUT} = 80\% V_{OUT-NOM}$ , $I_{PG} = 1\text{ mA}$	$V_{PG-LO}$	–	0.05	0.25	V
Power Good Leakage Current	$V_{PG} = V_{OUT-NOM}$	$I_{PG}$	–	0.02	1	$\mu\text{A}$
Delay pin Current	$V_{DEL} = 0\text{ V}$	$I_{DEL}$	0.3	0.9	2	$\mu\text{A}$
Delay pin Threshold Voltage	$V_{DEL}$ rising	$V_{DEL-TH}$	1.1	1.2	1.3	V

#### THERMAL SHUTDOWN

Thermal Shutdown Temperature		$T_{SD}$	–	170	–	°C
Thermal Shutdown Hysteresis		$T_{SH}$	–	15	–	°C

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

6. Effective capacitance, including the effect of DC bias, tolerance and temperature. See the Application Information section for more information.
7. Performance guaranteed over the indicated operating temperature range by design and/or characterization. Production tested at  $T_J = T_A = 25^{\circ}\text{C}$ . Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.
8. Typical value of output voltage at  $25^{\circ}\text{C}$  is set during testing to value  $V_{NOM25} = V_{NOM} * 1.003$  (what means  $+0.3\%$  above  $V_{NOM}$ ) to have symmetrical deviation of  $V_{OUT}$  to  $V_{NOM}$  over the whole temperature range. Note that  $V_{OUT}$  at  $25^{\circ}\text{C}$  is at its maximum. See  $V_{OUT}$  vs. Temperature chart below for details.
9. Dropout voltage is measured when the output voltage falls 100 mV below the nominal output voltage. ADJ version is measured with ADJ pin connected to resistor divider which sets  $V_{OUT}$  to 3.3 V. Limits are valid for all voltage versions.

## APPLICATIONS INFORMATION

The NCP737 is high input voltage regulator with internal thermal shutdown and internal current limit. Typical application circuits are shown in Figures TBD to TBD.

**Input Decoupling ( $C_{in}$ )**

A ceramic or tantalum 0.1  $\mu$ F capacitor is recommended and should be connected as close as possible to the input pin of NCP737 regulator. Higher capacitance and lower ESR will improve the overall line and load transient response. Larger values help improve Line Transient response and minimize the impact of long input traces at the PCB path.

**Output Decoupling ( $C_{out}$ )**

The NCP737 is a stable component and does not require a minimum Equivalent Series Resistance (ESR) for the output capacitor. The minimum output decoupling effective value is 0.9  $\mu$ F and can be augmented to fulfill stringent load transient requirements. The regulator works with ceramic chip capacitors up to 100  $\mu$ F. The larger values improve noise rejection and load regulation transient response.

**Enable Operation**

The enable pin will turn the regulator on or off. The threshold limits are covered in the electrical characteristics table in this data sheet. The turn-on/turn-off transient voltage being supplied to the enable pin should exceed a slew rate of TBD mV/ $\mu$ s to ensure correct operation. If the enable function is not to be used then the pin should be connected to VIN pin.

**Output Voltage Adjust**

The output voltage can be adjusted from 1.2 V to 20.0 V using resistors between the output and the ADJ input. The output voltage and resistors are chosen using Equation 1 and Equation 2.

$$V_{out} = V_{ADJ} \times \left(1 + \frac{R_1}{R_2}\right) + (I_{ADJ} \times R_1) \quad (eq. 1)$$

$$R_2 \approx R_1 \frac{1}{\frac{V_{out}}{V_{ADJ}} - 1} \quad (eq. 2)$$

Input bias current  $I_{ADJ}$  is typically less than TBD nA. Choose  $R_1$  arbitrarily to minimize errors due to the bias current and to minimize noise contribution to the output voltage. Use Equation 2. in order to find the required value for  $R_2$ .

**Thermal Considerations**

As power in the NCP737 regulator increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the

ambient temperature affect the rate of junction temperature rise for the part. When the NCP737 has good thermal conductivity through the PCB, the junction temperature will be relatively low with high power applications. The maximum dissipation the NCP737 can handle is given by:

$$P_{D(MAX)} = \frac{[T_{J(MAX)} - T_A]}{R_{\theta JA}} \quad (eq. 3)$$

See the chart in Typical Characteristic chapter for  $R_{\theta JA}$  versus PCB area relation. The power dissipated by the NCP737 device can be calculated from the following equations:

$$P_D \approx V_{in} (I_{GND} @ I_{out}) + I_{out} (V_{in} - V_{out}) \quad (eq. 4)$$

or

$$V_{in(MAX)} \approx \frac{P_{D(MAX)} + (V_{out} \times I_{out})}{I_{out} + I_{GND}} \quad (eq. 5)$$

**Power Good**

The power-good (PG) pin is an open-drain output and can be connected to any 5-V or lower rail through an external pull-up resistor. When  $C_{DELAY}$  is not used, the PG output is high-impedance when  $V_{OUT}$  is greater than the PG threshold. If  $V_{OUT}$  falls below PG threshold, the open-drain output turns on and pulls the PG pin to ground. The Current through PG pin is internally limited in order to avoid device damage by flowing a high current through this pin. If the output voltage monitoring is not needed, the PG pin can be left floating or connected to GND.

**Power Good Delay**

The power-good delay time ( $t_{DELAY}$ ) is defined as the time period from when  $V_{OUT}$  exceeds the PG trip threshold voltage to point when the PG output is high. This power-good delay time could be set by an external capacitor ( $C_{DEL}$ ) connected from the DEL pin to GND; this capacitor is charged from 0 V to approximately 1.8 V by the DELAY pin current ( $I_{DEL}$ ) once  $V_{OUT}$  exceeds the PG threshold. When  $C_{DELAY}$  is used, the PG output is high-impedance when  $V_{OUT}$  exceeds PG threshold, and  $V_{DELAY}$  exceeds  $V_{REF}$ .

The Power Good Delay time can be calculated using:  $t_{DELAY} = (C_{DEL} \times V_{REF}) / I_{DEL}$ .

**Hints**

VIN and GND printed circuit board traces should be as wide as possible. When the impedance of these traces is high, there is a chance to pick up noise or cause the regulator to malfunction. Place external components, especially the output capacitor, as close as possible to the NCP737, and make traces as short as possible.

# NCP737

## ORDERING INFORMATION (Note 10)


Part Number	Voltage Option (V <sub>OUT-NOM</sub> )	OUT Active Discharge	Marking	Package	Shipping <sup>†</sup>
NCP737ADNADJR2G	ADJ	Yes	737AAD	MSOP8 EP 3x3 Pb-free	4000 / Tape & Reel
NCP737ADN330R2G	FIX 3.3 V	Yes	737A33		

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, [BRD8011/D](#).

10. To order DFNW8 3x3 package, other FIX voltage version or non output active discharge version, please contact your **onsemi** sales representative.

## REVISION HISTORY

Revision	Description of Changes	Date
0	Application schematic, pinout diagrams and internal block diagram updated by higher quality pictures. Ordering information table – added marking and shipping information.	5/22/2025
1	Updated DFNW Thermal Characteristics values.	9/19/2025




## MSOP8 EP 3x3


CASE 846AT

ISSUE O


DATE 01 OCT 2020



TOP VIEW



SIDE VIEW



BOTTOM VIEW NOTE 3

GENERIC  
MARKING DIAGRAM\*


XXXX = Specific Device Code  
 A = Assembly Location  
 Y = Year  
 W = Work Week  
 ZZ = Assembly Lot Code

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.


NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
2. CONTROLLING DIMENSION MILLIMETERS.
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.10 mm IN EXCESS OF MAXIMUM MATERIAL CONDITION.
4. DIMENSIONS b AND c APPLY TO THE PLATED LEADS.
5. DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER SIDE. DIMENSION E DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 mm PER SIDE.
6. DIMENSIONS D AND E ARE DETERMINED AT DATUM F.
7. DATUMS A AND B ARE TO BE DETERMINED AT DATUM F.
8. A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.
9. PIN 1 INDICATOR IS LOCATED HERE. MAY APPEAR AS A LASER MARKED, OR A MOLDED (CIRCLE OR HALF MOON), INDENT.


DIM	MILLIMETERS		
	MIN.	NOM.	MAX.
A	---	---	1.10
A1	0.05	0.10	0.15
A2	0.813	0.863	0.914
b	0.28	---	0.38
c	0.139	---	0.23
D	2.90	3.00	3.10
D2	1.50	1.70	1.80
E	4.775	4.876	4.978
E1	2.90	3.00	3.10
E2	1.14	1.40	1.50
e	0.65	BSC	
L	0.40	---	---
L1	0.94 REF		
L2	0.25 REF		
M	0°	---	8°



END VIEW



DETAIL A

RECOMMENDED  
MOUNTING FOOTPRINT

\* For additional information on our Pb-Free strategy and soldering details, please download the on Semiconductor Soldering and Mounting Techniques Reference Manual, SODERRM/D.

DOCUMENT NUMBER:	98AON25934H	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	MSOP8 EP 3x3	PAGE 1 OF 1

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**onsemi**, **ONSEMI**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## ADDITIONAL INFORMATION

### TECHNICAL PUBLICATIONS:

Technical Library: [www.onsemi.com/design/resources/technical-documentation](http://www.onsemi.com/design/resources/technical-documentation)  
onsemi Website: [www.onsemi.com](http://www.onsemi.com)

### ONLINE SUPPORT: [www.onsemi.com/support](http://www.onsemi.com/support)

For additional information, please contact your local Sales Representative at  
[www.onsemi.com/support/sales](http://www.onsemi.com/support/sales)

