

General Description

The MD-990-0011-B is a Microchip Timing Module for Data Center Servers that provides a modular system design approach. The MD-990-0011-B is a custom product that is designed to be used only within specific Intel-based system architecture reference designs. Please consult Microchip to confirm if this product fits your Intel-based system.

Features

- Two independent channels: one for Time and one for Frequency
- Multiple options for 1.5µs holdover: from 4 to 8 hours
- Standard M.2 E-Key connector

Applications

- Data center compute servers
- Provides synchronization for a server including an OCP NIC, PCIe NIC, or motherboard with Intel Xeon processor

Block Diagram

Figure 1. Block Diagram




Table of Contents

General Description.....	1
Features.....	1
Applications.....	1
Block Diagram.....	1
1. Functional Description.....	4
1.1. Form Factor.....	4
1.2. Hardware DPLL.....	4
1.3. Firmware DPLL.....	4
1.4. Software DPLL Netlink Functionality.....	5
1.5. Hardware System Clock.....	5
1.6. Hardware OCXO.....	5
1.7. Software OCXO.....	5
1.8. Hardware Temperature Sensor.....	5
1.9. Software Temperature Sensor.....	5
1.10. Hardware EEPROM.....	5
1.11. Software EEPROM.....	5
1.12. Typical Use Case.....	6
1.13. Detailed Block Diagram.....	6
1.14. Input Clocking Use Case.....	7
1.15. Output Clocking Use Case.....	8
1.16. Main Components.....	10
1.17. Pin Connections: ZL80132B to M.2 Connector.....	11
1.18. EEPROM (FRU) Memory Map.....	12
1.19. Reset and Configuration Pins.....	13
1.20. Reprogramming Configuration Slots.....	13
1.21. Power-Up Setup.....	13
1.22. Pin Termination/Impedance/Assumption.....	13
2. Electrical and Environmental Characteristics.....	14
3. Mechanical Information.....	15
3.1. Outline Drawing and Enclosure.....	15
3.2. M.2 Connector Pinout.....	16
4. Product Marking Information.....	17
4.1. Product Marking.....	17
4.2. Label Size.....	17
4.3. Data Matrix Code Example.....	18
4.4. Shipping Information.....	18
5. Revision History.....	19
6. Product Identification System.....	20
Microchip Information.....	21
Trademarks.....	21

Legal Notice.....21
Microchip Devices Code Protection Feature.....21

1. Functional Description

1.1. Form Factor

- 70mm x 30mm incl. M.2 connector 75 position (2x28 Pins)

1.2. Hardware DPLL

- Two independent channels
 - Typical use is one channel for Frequency (i.e. EEC supporting SyncE)
 - Typical use is one channel for Time (i.e., PEC supporting TIME or GNSS)
- Eight independent inputs
 - Typical use is two for Frequency candidates
 - Typical use is six for Time candidates
- Eighteen outputs
 - Typical use is four differential pair clocks and one single-ended clock from Frequency domain
 - Typical use is nine single-ended clocks from Time domain
 - Outputs sourced from SYNTH0 (typically SyncE domain) are available within 20ms after power-up reset
- Core operation
 - Frequency domain is compliant with ITU-T G.8262, G.8262.1, as well as legacy Telecom standards from ITU-T G.813 and GR-1244-CORE, amongst others.
 - Time domain is capable of synchronizing to GNSS 1PPS signal, as well as operation controlled from external software (using NCO).
 - Supports the ability to measure per-input phase error compared with DPLL
 - The per-input phase error is typically around 0 nanoseconds for DPLL1 (configured for phase/time synchronization) and will *not* be around 0 nanoseconds for DPLL0 (configured for frequency synchronization)
- Programmability
 - Bandwidth filtering for physical input clocks from sub-1mHz to over 100Hz
 - Fast locking to physical input clocks, as low as 10 seconds to 1PPS input candidate
 - Holdover engine for long-term loss of TIME or GNSS inputs, including programmable holdover filtering and holdover storage delay
 - Automatic (unmanaged) selection of candidates based on availability and pre-programmed priority table
- See Microchip's ZL80132B data sheet for more details

1.3. Firmware DPLL

- The firmware version is stored in register 0x005 and is 0x1BC4
- The custom_config_ver 0x0007-0x000A is 0x00-0x0B-0x00-0x00 for MD-990-0011-B with 0x0007 reserved for user use/variants
- The firmware program and configuration may be upgraded using devlink
 - <https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/drivers/dpll/zl3073x?h=v6.18>
- The firmware upgrade processes may typically take 150 seconds at 100kHz I²C interface speed

1.4. Software DPLL Netlink Functionality

- Netlink support has been upstream to Linux kernel
 - <https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/drivers/dpll/zl3073x?h=v6.18>

1.5. Hardware System Clock

- Low-jitter system oscillator. One of the following three XO may be populated, based on Microchip's manufacturing preference.
 - VC-820-9021-114M285000
 - VC-820-9022-114M285000
 - VC-820-9024-114M285000

1.6. Hardware OCXO

- Holdover (freewheeling) capability up to 8 hours without external software compensation
 - 1.5 μ s over 4 hours: OX-2211-EAE-1090-10M0000000
 - 1.5 μ s over 8 hours: OX-2211-EAE-5000-10M0000000
- See Microchip's OX-2211-EAE-1090-10M0000000 and OX-2211-EAE-5000-10M0000000 data sheets for more details

1.7. Software OCXO

- I²C option
- See Microchip's OX-2211-EAE-1090-10M0000000 and OX-2211-EAE-5000-10M0000000 data sheets for more details

1.8. Hardware Temperature Sensor

- See Microchip's MCP9808 data sheet for more details

1.9. Software Temperature Sensor

- I²C access to the temperature sensor is available through the M.2 I²C interface.
- See Microchip's MCP9808 data sheet for more details

1.10. Hardware EEPROM


- See Microchip's 24LC024 data sheet for more details

1.11. Software EEPROM

- Contains FRU content as shown in this document
- I²C access to 2kBit EEPROM is available through the M.2 I²C interface
- Write Enable pin available
- See Microchip's 24LC024 data sheet for more details

1.12. Typical Use Case


Figure 1-1. Typical Use Case



In the use case above, the computer server has access to a GNSS signal and may synchronize the MD-990-0011 using the recovered GNSS 1PPS. If the GNSS 1PPS signal fails, the MD-990-0011-B may be reconfigured to fall back to the TIME as the synchronization source for the Server.

1.13. Detailed Block Diagram

Figure 1-2. Detailed Block Diagram




1.14. Input Clocking Use Case

Table 1-1. Input Pin Definitions

Input	ZL80132B	Default Frequency	Alternate Frequency	Time DPLL1 Priority	Freq DPLL0 Priority	Typical Source
GNSS_1PPS_IN	REF4P	1Hz	Menu (see below)	0	0	GNSS Receiver
SMA3_IN	REF3N	ePPS	Menu (see below)	2	2	External SMA
SMA1_IN	REF3P	1Hz	Menu (see below)	3	3	External SMA
1PPS_IN1 + 1PPS_IN0	REF0P + REF0N	1kHz + 1Hz	Menu (see below)	6	DNU	MB CPU
1PPS_IN1	REF0P	1kHz	Menu (see below)	6	DNU	MB CPU
1PPS_IN0	REF0N	1Hz	Menu (see below)	7	DNU	MB CPU
RCLKA_IN	REF1P	78.125MHz	Menu (see below)	10	10	SyncE PHY
RCLKB_IN	REF1N	78.125MHz	Menu (see below)	11	11	SyncE PHY
GNSS_10M_IN	REF2N	10MHz	Menu (see below)	DNU	DNU	GNSS Receiver

Figure 1-3. Block Diagram: Input Clocking Use Case



DPLL processes inputs via priority table

- Priority 0 is highest, Priority 15 is DNU

DPLL will automatically select best input

- ZL80132B will reconfigure its settings based on input selected

Users may manually change the clock frequency configuration using I²C registers


- Frequency source clocks: 62.5MHz, 78.125MHz, 100MHz
- Phase source clocks: 1Hz, 25Hz, 100Hz, 1kHz, 10MHz, 25MHz, ePPS (10MHz)

1.15. Output Clocking Use Case

Table 1-2. Output Pin Definitions

Output	ZL80132B	Default Frequency	Alternate Frequency	Source DPLL	Typical Use
1PPS_OUT0, 1PPS_OUT1	OUT8N, OUT8P	1Hz, 1kHz	Menu (see below)	Time DPLL1	Ref-Sync pairs
1PPS_OUT2, 1PPS_OUT3	OUT7N, OUT7P	1Hz, 1Hz	Blocked	Time DPLL1	MB CPU
1PPS_OUT4	OUT0N	1Hz	Menu (see below)	Time DPLL1	—
SMA0_OUT	OUT0P	1Hz	Menu (see below)	Time DPLL1	External SMA
AIC_SCLK	OUT1N	ePPS	Blocked	Time DPLL1	Plug-in cards (e.g. OCP)
SMA2_OUT	OUT2N	ePPS	Blocked	Time DPLL1	External SMA
AIC_SCLK2	OUT2P	ePPS	Blocked	Time DPLL1	Additional plug-in cards (e.g. OCP)
SYNC_CLK0_P/N	OUT4_P/N	156.25MHz	Blocked	Freq DPLL0	SyncE PHY (SyncE traceable) SYS clock for MB CPU
SYNC_CLK1_P/N	OUT3_P/N	156.25MHz	Blocked	Freq DPLL0	
SYNC_CLK2_P/N	OUT5_P/N	156.25MHz	Blocked	Freq DPLL0	
SYNC_25M_P/N	OUT9_P/N	25MHz	Blocked	Freq DPLL0	PTP host clock freerun source
1Hz_FREQ	OUT6P	1Hz	Blocked	Freq DPLL0	Not ToD aligned

Figure 1-4. Block Diagram: Output Clocking Use Case



DPLL power-up configuration has a fixed relationship between outputs, synthesizers, and DPLL, as shown in the table.

Outputs are pairs that limit combinations on the P/N pins.

- P must be the same or higher frequency than N
- P and N must have the same ePPS configuration

Other:

- OUT0N is driving the LED on the M.2 card and is also brought out to the connector
- OUT1P attaches to the local U.FL on the M.2 card and is not brought out to the connector
- OUT6N is SYNC_CLK_GD and is brought out to the connector

The user may manually change the clock frequency configuration using I²C registers.

- Frequency output clocks: 156.25MHz
- Phase output clocks: 1Hz, 25Hz, 100Hz, 1kHz, 10MHz, 25MHz, ePPS (10MHz)

1.16. Main Components

Table 1-3. Main Components: MD-990-0011-BA01

Part	Vendor	Function	I ² C Address	I ² C Speed
ZL80132BLDG1Q0GT	Microchip	PLL	b1110001	100kHz, 400kHz
OX-2211- EAE-1090-10M0000000	Microchip	OCXO	b1010100	100kHz
MCP9808	Microchip	Temp. Sensor	b0011001	100kHz, 400kHz
24LC024	Microchip	EEPROM	b1010001	100kHz, 400kHz
VC-820-9021-114M2850 00	Microchip	XO	N/A	N/A
VC-820-9022-114M2850 00				
VC-820-9024-114M2850 00				

Table 1-4. Main Components: MD-990-0011-BC01

Part	Vendor	Function	I ² C Address	I ² C Speed
ZL80132BLDG1Q0GT	Microchip	PLL	b1110001	100kHz, 400kHz
OX-2211- EAE-5000-10M0000000	Microchip	OCXO	b1010100	100kHz
MCP9808	Microchip	Temp. Sensor	b0011001	100kHz, 400kHz
24LC024	Microchip	EEPROM	b1010001	100kHz, 400kHz
VC-820-9021-114M2850 00	Microchip	XO	N/A	N/A
VC-820-9022-114M2850 00				
VC-820-9024-114M2850 00				

1.17. Pin Connections: ZL80132B to M.2 Connector

Figure 1-5. Pin Connections Between ZL80132B and M.2 Connector

M.2 Pin #	M.2 Signal Name	M.2 Signal Direction (Module Perspective)	Clock Frequency	Signal Format / Voltage Level	ZL80132B Pin #	ZL80132B Pin Name	ZL80132B Domain	ZL80132B PLL#	ZL80132B Synth#	In CLK Frequency Default	In CLK Frequency Alternate	In CLK DPLL1 Priority	In CLK DPLL0 Priority	Out CLK Frequency Default	Out CLK Frequency Alternate	Delay
68	PRSN#	Output, Single-Ended	Grounded on Module	3.3 V	47	GPIO[2:4]_AC[2:4]	—	—	—	—	—	—	—	—	—	—
9	WRITE_EN	Input	—	3.3 V	16	RST_B	—	—	—	—	—	—	—	—	—	—
66	SYNC_RESET#	Input	—	3.3 V	36	SCK_SCL_GPIO[0]_AC[0]	—	—	—	—	—	—	—	—	—	—
60	SYNC_SCL	Input	<400kHz	3.3 V	35	SI_SDA_GPIO[1]_AC[1]	—	—	—	—	—	—	—	—	—	—
58	SYNC_SDA	Bidirectional	<400kHz	3.3 V	—	—	—	—	—	—	—	—	—	—	—	—
23	1PPS_IN1	Input	1kHz	3.3 V	12	REF0P	TIME	DPLL1	SYNTH2	1kHz	Menu	6	DNU	—	—	129ps
21	1PPS_IN0	Input	1PPS	3.3 V	13	REF0N	TIME	DPLL1	SYNTH2	1Hz	Menu	7	DNU	—	—	129ps
5	RCLKA_IN	Input	78.125MHz	3.3 V	10	REF1P	SyncE	DPLL0	SYNTH0	78.125MHz	Menu	10	10	—	—	146ps
3	RCLKB_IN	Input	78.125MHz	3.3 V	11	REF1N	SyncE	DPLL0	SYNTH0	78.125MHz	Menu	11	11	—	—	146ps
11	GNSS_10M_IN	Input	—	—	8	REF2P	NONE	NONE	NONE	DIS	Menu	DNU	DNU	—	—	—
15	SMA1_IN	Input	10MHz	3.3 V	9	REF2N	TIME	DPLL1	SYNTH2	10MHz	Menu	DNU	DNU	—	—	143ps
17	SMA3_IN	Input	Up to 10MHz	3.3 V	6	REF3P	TIME	DPLL1	SYNTH2	1Hz	Menu	3	3	—	—	2349ps
19	GNSS_1PPS_IN	Input	Up to 10MHz	3.3 V	7	REF3N	TIME	DPLL1	SYNTH2	ePPS	Menu	2	2	—	—	2344ps
—	—	—	1PPS	3.3 V	4	REF4P	TIME	DPLL1	SYNTH2	1Hz	Menu	0	0	—	—	155ps
—	—	—	—	—	5	REF4N	OCXO	ALL	ALL	10MHz	Menu	DNU	DNU	—	—	—
14	SMA0_OUT	Output, Single-Ended	Up to 10MHz	3.3 V	52	OUT0P	TIME	DPLL1	SYNTH2	—	—	—	—	1Hz	Menu	2432ps
10	1PPS_OUT4	Output, Single-Ended	1PPS	3.3 V	51	OUT0N	TIME	DPLL1	SYNTH2	—	—	—	—	1Hz	Menu	248ps
—	—	—	—	—	55	OUT1P	TIME	DPLL1	SYNTH2	—	—	—	—	Blocked	Blocked	—
49	AIC_SCLK	Output, Single-Ended	10MHz/ePPS	3.3 V	54	OUT1N	TIME	DPLL1	SYNTH2	—	—	—	—	ePPS	Blocked	159ps
71	AIC_SCLK2	Output, Single-Ended	10MHz/ePPS	3.3 V	58	OUT2P	TIME	DPLL1	SYNTH2	—	—	—	—	ePPS	Blocked	137ps
73	SMA2_OUT	Output, Single-Ended	10MHz/ePPS	3.3 V	57	OUT2N	TIME	DPLL1	SYNTH2	—	—	—	—	ePPS	Blocked	141ps
59	SYNC_CLK1_P	Output, Differential	156.25MHz	LVDS (AC-coupled)	61	OUT3P	SyncE	DPLL0	SYNTH0	—	—	—	—	156.25MHz	Blocked	133ps
61	SYNC_CLK1_N	Output, Differential	156.25MHz	LVDS (AC-coupled)	60	OUT3N	SyncE	DPLL0	SYNTH0	—	—	—	—	156.25MHz	Blocked	133ps
53	SYNC_CLK0_P	Output, Differential	156.25MHz	LVDS (AC-coupled)	64	OUT4P	SyncE	DPLL0	SYNTH0	—	—	—	—	156.25MHz	Blocked	119ps
55	SYNC_CLK0_N	Output, Differential	156.25MHz	LVDS (AC-coupled)	63	OUT4N	SyncE	DPLL0	SYNTH0	—	—	—	—	156.25MHz	Blocked	121ps
65	SYNC_CLK2_P	Output, Differential	156.25MHz	LVPECL (AC-coupled)	17	OUT5P	SyncE	DPLL0	SYNTH0	—	—	—	—	156.25MHz	Blocked	90ps
67	SYNC_CLK2_N	Output, Differential	156.25MHz	LVPECL (AC-coupled)	18	OUT5N	SyncE	DPLL0	SYNTH0	—	—	—	—	156.25MHz	Blocked	99ps
16	1Hz_FREQ	Output, Single-Ended	1PPS	3.3 V	20	OUT6P	SyncE	DPLL0	SYNTH0	—	—	—	—	1Hz	Blocked	2344ps
70	SYNC_CLK_GD	Output, Single-Ended	GPO	3.3 V	21	OUT6N	SyncE	DPLL0	SYNTH0	—	—	—	—	GPO: GOOD	Blocked	104ps
8	1PPS_OUT3	Output, Single-Ended	1PPS	3.3 V	23	OUT7P	TIME	DPLL1	SYNTH2	—	—	—	—	1Hz	Blocked	147ps
22	1PPS_OUT2	Output, Single-Ended	1PPS	3.3 V	24	OUT7N	TIME	DPLL1	SYNTH2	—	—	—	—	1Hz	Blocked	152ps
6	1PPS_OUT1	Output, Single-Ended	1kHz	3.3 V	26	OUT8P	TIME	DPLL1	SYNTH2	—	—	—	—	1kHz	Menu	147ps
20	1PPS_OUT0	Output, Single-Ended	1PPS	3.3 V	27	OUT8N	TIME	DPLL1	SYNTH2	—	—	—	—	1Hz	Menu	139ps
34	SYNC_25M_P	Output, Differential	25MHz	LVPECL (AC-coupled)	29	OUT9P	SyncE	DPLL0	SYNTH0	—	—	—	—	25MHz	Blocked	133ps
36	SYNC_25M_N	Output, Differential	25MHz	LVPECL (AC-coupled)	30	OUT9N	SyncE	DPLL0	SYNTH0	—	—	—	—	25MHz	Blocked	139ps

1.18. EEPROM (FRU) Memory Map

The image below is a sample of the FRU Memory Map. The complete map can be downloaded by logging into MyMicrochip and navigating to the appropriate page.

Figure 1-6. EEPROM (FRU) Memory Map

IPM Area	Start Area (hex)	End Area (hex)	Start Bit (hex)	End Bit (hex)	Length (Bytes)	IPM Field	MD-990 Custom Field	Field Value	Field Value Description	Field Value (Binary as Little Endian, Padding is ZERO 0x20)
Common Header	0	0	0x0	0x3	4	Common Header Format Version		read	0x0000	0x01
Common Header	1	1	0x4	0x5	2	Internal User Area Starting Offset		read	0x0000	0x00
Common Header	2	2	0x6	0x7	2	Chassis Info Area Starting Offset		read	0x0000	0x00
Common Header	3	3	0x8	0x9	2	Board Area Starting Offset		read	offset to board info area (byte 8 is 7th bytes)	0x01
Common Header	4	4	0xA	0xB	2	Product Info Area Starting Offset		read	offset to product info area (byte 6 is 5th bytes)	0x03
Common Header	5	5	0xC	0xD	2	Manufactured Area Starting Offset		read		0x00
Common Header	6	6	0xE	0xF	2	PAO		read	PAO, write as 00h	0x00
Common Header	7	7	0x10	0x11	2	Common Header Checksum		read	Checksum	0x00
Internal User Area	8	8	0x12	0x13	2	Checksum		read	Checksum	0x0000
Chassis Info Area	9	9	0x14	0x15	2	Checksum		read	Checksum	0x0000
Board Info Area	10	10	0x16	0x17	2	Board Area Format Version		read	0x0000	0x00
Board Info Area	11	11	0x18	0x19	2	Board Area Length		read	Board info area is 56 bytes (56 is 7*8 bytes)	0x07
Board Info Area	12	12	0x1A	0x1B	2	Checksum		read	Checksum	0x00
Board Info Area	13	13	0x1C	0x1D	2	Manufacturing Date / Time		computed	Number of minutes from 000 hrs 1/1/76	addr: 0x00-0C-0B M, H, 0x00-00
Board Info Area	14	14	0x1E	0x1F	2	Board Manufacturer T/A		read	8-bit ASCII + Latin 1, length 2	0x05
Board Info Area	15	15	0x20	0x21	2	Board Manufacturer		read	"MICROCHIP"	addr: 0x0F-10-11-12-13-14-15-16-17 0x18-19-1A-1B-1C-1D-1E-1F-20-21-22-23
Board Info Area	16	16	0x22	0x23	2	Board Product Name T/A		read	8-bit ASCII + Latin 1, length 11	0x0B
Board Info Area	17	17	0x24	0x25	2	Board Product Name T/A		read	8-bit ASCII + Latin 1, length 11	addr: 0x19-1A-1B-1C-1D-1E-1F-20-21-22-23 M, H, 0x4D-44-2D-39-39-30-2D-30-30-31-31
Board Info Area	18	18	0x26	0x27	2	Board Serial Number T/A		read	MD990 M/J serial number	addr: 0x27-26-25 M, H, 0x00-00
Board Info Area	19	19	0x28	0x29	2	Board Part Number T/A		computed	8-bit ASCII + Latin 1, length 19	0x03
Board Info Area	20	20	0x2A	0x2B	2	Board Part Number		read	"MD990-0011-AB01"	addr: 0x29-2A-2B-2C-2D-2E-2F-30-31-32-33-34-35-36-37-38-39-3A-3B M, H, 0x4D-44-2D-39-39-30-2D-30-31-31-32-41-41-30-31-2D-2D-2D M, H, 0x4D-44-2D-39-39-30-2D-30-31-31-32-41-42-30-31-2D-2D-2D M, H, 0x4D-44-2D-39-39-30-2D-30-31-31-32-41-42-30-31-2D-2D-2D M, H, 0x4D-44-2D-39-39-30-2D-30-31-31-32-41-42-30-31-2D-2D-2D M, H, 0x4D-44-2D-39-39-30-2D-30-31-31-32-41-42-30-31-2D-2D-2D
Board Info Area	21	21	0x2C	0x2D	2	FRU File ID T/A		read	FRU file version 1	0x01
Board Info Area	22	22	0x2E	0x2F	2	FRU File ID T/A		read	FRU file version 1	0x01
Board Info Area	23	23	0x30	0x31	2	Product Info Area Checksum		computed	Checksum	0x01
Product Info Area	24	24	0x32	0x33	2	Product Area Format Version		read	0x0000	0x00
Product Info Area	25	25	0x34	0x35	2	Product Area Length		read	product info area is 168 bytes (168 is 7*8 bytes)	0x15
Product Info Area	26	26	0x36	0x37	2	Checksum		read	Checksum	0x00
Product Info Area	27	27	0x38	0x39	2	Manufacturer Name T/A		read	8-bit ASCII + Latin 1, length 3	0x03
Product Info Area	28	28	0x3A	0x3B	2	Manufacturer Name		read	"MICROCHIP"	addr: 0x44-45-46-47-48-49-4A-4B-4C-4D-4E-4F-50-51-52-53-54-55-56-57-58 M, H, 0x4D-44-2D-39-39-30-2D-30-31-31-32-41-41-30-31-2D-2D-2D
Product Info Area	29	29	0x3C	0x3D	2	Product Name T/A		read	8-bit ASCII + Latin 1, length 11	0x0B
Product Info Area	30	30	0x3E	0x3F	2	Product Name T/A		read	8-bit ASCII + Latin 1, length 11	addr: 0x4E-4F-50-51-52-53-54-55-56-57-58 M, H, 0x4D-44-2D-39-39-30-2D-30-31-31-32-41-41-30-31-2D-2D-2D
Product Info Area	31	31	0x40	0x41	2	Product Part/Model Number T/A		read	"MD990-0011"	0x03
Product Info Area	32	32	0x42	0x43	2	Product Part/Model Number		read	"MD990-0011-AB01"	addr: 0x5A-5B-5C-5D-5E-5F-60-61-62-63-64-65-66-67-68-69-6A-6B-6C M, H, 0x4D-44-2D-39-39-30-2D-30-31-31-32-41-41-30-31-2D-2D-2D M, H, 0x4D-44-2D-39-39-30-2D-30-31-31-32-41-42-30-31-2D-2D-2D M, H, 0x4D-44-2D-39-39-30-2D-30-31-31-32-41-42-30-31-2D-2D-2D M, H, 0x4D-44-2D-39-39-30-2D-30-31-31-32-41-42-30-31-2D-2D-2D
Product Info Area	33	33	0x44	0x45	2	Product Version T/A		read	Binary, length 2	0x02
Product Info Area	34	34	0x46	0x47	2	Product Version T/A		read	8-bit ASCII + Latin 1, length 3	addr: 0x4F-4E M, H, 0x00-00 M, H, 0x00-0B
Product Info Area	35	35	0x48	0x49	2	Product Serial Number T/A		read	Binary, length 3	addr: 0x73-72-71 M, H, 0x00-00-00
Product Info Area	36	36	0x4A	0x4B	2	Product Serial Number		computed	MD990 M/J serial number	addr: 0x73-72-71 M, H, 0x00-00-00
Product Info Area	37	37	0x4C	0x4D	2	Asset Tag T/A		read	Binary, length 1	0x01
Product Info Area	38	38	0x4E	0x4F	2	Asset Tag		read	Checksum	0x00
Product Info Area	39	39	0x50	0x51	2	FRU File ID T/A		read	Binary, length 1	0x01
Product Info Area	40	40	0x52	0x53	2	FRU File ID T/A		read	FRU file version 1	0x01
Product Info Area	41	41	0x54	0x55	2	FRU File ID T/A		read	FRU file version 1	0x01
Product Info Area	42	42	0x56	0x57	2	Customer product info area Fields XYZ T/A	Product Base Checksum	read	Binary, length 8	0x08
Product Info Area	43	43	0x58	0x59	2	Customer product info area Fields XYZ T/A	Product Base Checksum	computed	MD990 DCR 00AD47 MD990 INTERNAL 1 bit format, 2 M1 version, 3-bit family, 4-bit DPL, 4-bit DMO	addr: 0x80-79-78-77-76-75-74-73-72-71 M, H, 0x00-00-00-00-00-00-00-00-00-00
Product Info Area	44	44	0x5A	0x5B	2	Customer product info area Fields XYZ T/A	Sensor Part Number	read	8-bit ASCII + Latin 1, length 10	0x0A
Product Info Area	45	45	0x5C	0x5D	2	Customer product info area Fields XYZ T/A	Sensor DC Address	read	Binary, length 3	addr: 0x82-83-84-85-86-87-88-89-8A-8B M, H, 0x4D-44-2D-39-39-30-2D-30-31-31-32-41-41-30-31-2D-2D-2D
Product Info Area	46	46	0x5E	0x5F	2	Customer product info area Fields XYZ T/A	Sensor DC Address	read	Binary, length 3	0x03
Product Info Area	47	47	0x60	0x61	2	Customer product info area Fields XYZ T/A	PIE Part Number	read	Binary, length 10	0x1A
Product Info Area	48	48	0x62	0x63	2	Customer product info area Fields XYZ T/A	PIE Part Number	read	8-bit ASCII + Latin 1, length 10	addr: 0x8F-90-91-92-93-94-95-96-97-98 M, H, 0x0A-0A-0A-0A-0A-0A-0A-0A-0A-0A
Product Info Area	49	49	0x64	0x65	2	Customer product info area Fields XYZ T/A	PIE DC Address	read	Binary, length 1	0x01
Product Info Area	50	50	0x66	0x67	2	Customer product info area Fields XYZ T/A	PIE DC Address	read	Binary, length 1	0x01
Product Info Area	51	51	0x68	0x69	2	Customer product info area Fields XYZ T/A	OCIO DC Address	read	8-bit ASCII + Latin 1, length 12	0x0D
Product Info Area	52	52	0x6A	0x6B	2	Customer product info area Fields XYZ T/A	OCIO DC Address	read	Binary, length 2	addr: 0x9C-9D-9E-9F-A0-A1-A2-A3-A4-A5-A6-A7-A8-A9-AA-AB-AC-AD-AE-AF-B0-B1-B2-B3-B4-B5-B6-B7-B8-B9-BA-BB M, H, 0x4E-45-2D-2C-2B-2A-21-20-1F-1E-1D-1C-1B-1A-19-18-17-16-15-14-13-12-11-10-0F-0E-0D-0C-0B-0A-09-08-07-06-05-04-03-02-01-00
Product Info Area	53	53	0x6C	0x6D	2	Customer product info area Fields XYZ T/A	OCIO nominal holdover duration (minutes)	read	Binary, length 2	0x04
Product Info Area	54	54	0x6E	0x6F	2	Customer product info area Fields XYZ T/A	OCIO nominal holdover duration (minutes)	read	Binary, length 2	0x04
Product Info Area	55	55	0x70	0x71	2	Customer product info area Fields XYZ T/A	OCIO nominal holdover phase error (nanoseconds)	read	Binary, length 2	0x02
Product Info Area	56	56	0x72	0x73	2	Customer product info area Fields XYZ T/A	OCIO nominal holdover phase error (nanoseconds)	read	Binary, length 2	0x02
Product Info Area	57	57	0x74	0x75	2	Customer product info area Fields XYZ T/A	OCIO nominal holdover temperature change (°C)	read	Binary, length 1	addr: 0x03-C2 M, H, 0x03-0C or 1500 m M, H, 0x03-0C or 1500 m M, H, 0x03-0C or 1500 m
Product Info Area	58	58	0x76	0x77	2	Customer product info area Fields XYZ T/A	OCIO nominal holdover temperature change (°C)	read	Binary, length 1	addr: 0x03-03 M, H, 0x03-03 or 2 °C M, H, 0x03-03 or 2 °C
Product Info Area	59	59	0x78	0x79	2	Customer product info area Fields XYZ T/A	Output Clock Board Delay Array	read	Binary, length 10	0x0A

1.19. Reset and Configuration Pins

- GPIO[0:4]_AC[0:4]
 - Please pay close attention to the use of SYNC_SCL, SYNC_SDA, and WRITE_EN because they are dual purpose with GPIO and impact start-up operation or configuration.
- SYNC_SCL and SYNC_SDA
 - SYNC_SCL and SYNC_SDA have pull-up resistors on the MD-990-0011 module
 - SYNC_SCL and SYNC_SDA have dual uses, as both I²C bus and the power-up configuration of the M.2 module
 - SYNC_SCL and SYNC_SDA must be high on the rising edge of SYNC_RESET# for normal operation of the ZL80132B
 - SYNC_SCL and SYNC_SDA must be high on the rising edge of SYNC_RESET# for the firmware upgrade operation of the ZL80132B
 - The status of SYNC_SCLK and SYNC_SDA at the last SYNC_RESET# rising edge may be read from ZL80132B register 0x0019 bits 1:0
 - If SYNC_SCLK or SYNC_SDA at the last SYNC_RESET# are not high, the MD-990-0011 module will continue to work properly due to duplicate backups for combinations of 00, 01, and 10. These duplicate backups may be changed in the future revisions of the MD-990-0011 hardware.
- WRITE_EN
 - WRITE_EN has a weak pull-down resistor (12k Ω) on the MD-990-0011 module
 - WRITE_EN must be low on the rising edge of SYNC_RESET# for normal operation of the ZL80132B
 - WRITE_EN must be high on the rising edge of SYNC_RESET# for the firmware upgrade operation of the ZL80132B

1.20. Reprogramming Configuration Slots

Related to the "Reset and Configuration Pins" section about the selection of configurations slots within the ZL80132B. If the user reprograms the configuration slots, it is recommend to rewrite the slots #0 to #6 with the same data.

1.21. Power-Up Setup

Please note that the OCXO may move quickly during the first few minutes after power-up. For optimal fast lock of the PLL—due to automatic operation of the PLL immediately on power-up and quick selection of the best available reference by the PLL—the OCXO should be powered for three minutes prior to connecting input reference clocks or taking the PLL out of reset.

Otherwise, if the OCXO is not stable prior to PLL reference selection, the lock time may be significantly longer.

1.22. Pin Termination/Impedance/Assumption

- See the ZL80132B data sheet and configuration for how output drivers are configured in ZL80132B
- See the MD-990-0011 schematics for passive components on the input and output clock traces between the M.2 connector and the ZL80132B

2. Electrical and Environmental Characteristics

Table 2-1. Temperature Ranges

Parameter	Min.	Typ.	Max.	Units	Conditions
Operating Temperature Range	-40	—	+85	°C	—
Storage Temperature Range	-40	—	+125	°C	—

Table 2-2. Power

Parameter	Min.	Typ.	Max.	Units	Conditions
Supply Voltage	3.14	3.3	3.47	VDC	—
Power Consumption	—	—	1260	mA	At $V_{S(NOM)}$ and +25°C
	—	—	1560	mA	At $V_{S(NOM)}$ and -40°C
	—	—	1860	mA	During OCXO warm-up

Table 2-3. Environmental and Product Classification

Mechanical Shock	MIL-STD-202, Method 213B Condition C: 100g, 6ms, 6 shocks in each direction
Vibration Sine	JESD22-B103, Condition 2: 10g, 10Hz to 2000Hz 4x in each 3 axis 4 min. sweep time
Moisture Sensitivity Level	1
Temperature Cycling	JESD22-A104, Condition G: 1000 cycles, -40 to +125°C, cycle time 30 min.
High Temperature Operating Life	MIL-STD-202, Method 108A Condition C: 1000 hours @ +105°C under voltage
Low Temperature Operating Life	IEC 60068-2-1, Condition Ae: $T_A = -40^\circ\text{C}$, >1000 hours with bias for OCXO
RoHS Compliance	EU-RoHS(2011/65/EU) + amendment RoHS3(2015/863)
FIT-Rate: λ in $10^9 h$	444
MTBF = 1/FIT	257 years

3. Mechanical Information

3.1. Outline Drawing and Enclosure

Figure 3-1. Enclosure Drawing




Table 3-1. Dimensions and Weight

Parameter	Value
Height	12.9mm \pm 0.35mm
Weight (MD-990-0011-AA01 & MD-990-0011-AC01)	14g

3.2. M.2 Connector Pinout

Table 3-2. M.2 Connector Pinout

Pin #	Signal	Signal	Pin #
74	3.3V	GND	75
72	3.3V	SMA2_OUT	73
70	SYNC_CLK_GD	AIC_CLK2	71
68	PRSNT#	GND	69
66	SYNC_RESET#	SYNC_CLK2_N	67
64	NC	SYNC_CLK2_P	65
62	NC	GND	63
60	SYNC_SCL	SYNC_CLK1_N	61
58	SYNC_SDA	SYNC_CLK1_P	59
56	NC	GND	57
54	NC	SYNC_CLK0_N	55
52	NC	SYNC_CLK0_P	53
50	NC	GND	51
48	NC	AIC_SCLK	49
46	Card Key-G	GND	47
44	Card Key-G	Card Key-G	45
42	Card Key-G	Card Key-G	43
40	Card Key-G	Card Key-G	41
38	GND	Card Key-G	39
36	SYNC_25M_N	NC	37
34	SYNC_25M_P	NC	35
32	GND	GND	33
30	Card Key-E	Card Key-E	31
28	Card Key-E	Card Key-E	29
26	Card Key-E	Card Key-E	27
24	Card Key-E	Card Key-E	25
22	1PPS_OUT1	1PPS_IN1	23
20	1PPS_OUT0	1PPS_IN0	21
18	GND	GNSS_1PPS_IN	19
16	1Hz_FREQ	SMA3_IN	17
14	SMA0_OUT	SMA1_IN	15
12	NC	NC	13
10	1PPS_OUT4	GNSS_10M_IN	11
8	1PPS_OUT3	WRITE_EN	9
6	1PPS_OUT2	GND	7
4	3.3V	RCLKA_IN	5
2	3.3V	RCLKB_IN	3
—	—	GND	1

4. Product Marking Information

4.1. Product Marking

Figure 4-1. Module Backside with Label



Table 4-1. Label Information

Product Name	MD-990-0011-Bxxx
Serial Number	MD: xxxx OX: yyyy
Date Code	AYYWW
Country of Origin	Made in Germany
Data Matrix Content	Product Name Serial Number, Module Serial Number, OCXO Date Code

4.2. Label Size

Figure 4-2. Sample Picture of the Label



4.3. Data Matrix Code Example

Figure 4-3. Data Matrix Code Example



The data matrix contains: Product Name; Module Serial Number; OCXO Serial Number, A Date Code.

Example: MD-990-0011-BC01;9;116;A2542

4.4. Shipping Information

Figure 4-4. Picture of Open Inner Box




Table 4-2. Inner Box Dimensions

Quantity per Box	28 Units per box [14 (x) * 2 (y)]
Inner Size	250mm x 191mm x 64mm (L x W x H)
Outer Size	270mm x 200mm x 70mm (L x W x H)
Box Weight (28 modules per box, MD-990-0011-BA01; MD-990-0011-BC01)	530g
ESD Compliant	Yes
Recyclable	Yes

Table 4-3. Outer Box Dimensions

Quantity per Box	Up to 12 ESD boxes
Outer Size	400mm x 380mm x 400mm (L x W x H)
Recyclable	Yes

5. Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

Revision	Date	Section	Description
DS00006363B	04/2026	Section 1.6	Corrected instances of "OX-2211-EAE-5000-10M000" to the full part number of "OX-2211-EAE-5000-10M0000000".
		Section 1.7	
		Table 1-4	
		Figure 4-1, Figure 4-2	Updated image.
DS00006363A	02/2026	—	Initial Release of MD-990-0011-B - Microchip Timing Module for Data Center Servers

6. Product Identification System

XX	-XXX-XXXX	-X	X	XX	-XX
Product Family	Product Series	Chipset Version	Oscillator Model	Additional Function Code	Extended Warranty
Product Family:			MD = Module		
Product Series:			990-0011 = Single populated board, 30mm x 40mm, including M.2 connector		
Chipset Version:			B = ZL80132BLDG1Q0GT		
Oscillator Model:			A = OX-2211-EAE-1090-10M0000000 C = OX-2211-EAE-5000-10M0000000		
Additional Function Code:			01 = Standard		
Extended Warranty:			<blank> = Standard 1 year warranty 02 = 1 year extended warranty 03 = 2 year extended warranty 04 = 3 year extended warranty		

Table 6-1. Module Chipset/Oscillator Configuration

Chipset/Oscillator Version	Chipset	Oscillator	Holdover Performance	Performance Code
BA01	ZL80132BLDG1Q0GT	OX-2211-EAE-1090-10M0000000	1.5µs over 4 hours	Standard
BC01	ZL80132BLDG1Q0GT	OX-2211-EAE-5000-10M0000000	1.5µs over 8 hours	Standard

Microchip Information

Trademarks

The “Microchip” name and logo, the “M” logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries (“Microchip Trademarks”). Information regarding Microchip Trademarks can be found at <https://www.microchip.com/en-us/about/legal-information/microchip-trademarks>.

ISBN: 979-8-3371-3164-1

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP “AS IS”. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP’S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip products are strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.