

XDPL8221 digital PFC + flyback controller IC

XDP™ digital power

Ordering code: REF-XDPL8221-U100W

About this document

Scope and purpose

This document is a step-by-step guide to designing a high-performance dual-stage digital PFC + flyback AC-DC converter using the XDPL8221 controller for LED lighting applications. The document also describes parameter handling for typical Infineon use cases using the Infineon .dp Vision tool for the Infineon XDPL8221.

Intended audience

This document is intended for anyone wishing to design a high-performance dual-stage digital PFC + flyback AC/DC-DC converter for LED lighting based on the XDPL8221 digital controller.

Table of contents

About this document	1
Table of contents	1
1 Introduction	3
1.1 Product highlights	3
1.2 Design features.....	3
1.3 Target applications	3
1.4 Pin configuration and description.....	4
2 Hardware design	6
2.1 System specification of a 100 W driver for LED lighting applications	6
2.2 Schematic.....	7
2.3 Bridge rectifier.....	8
2.4 Design PFC boost converter.....	8
2.4.1 Main PFC boost inductor.....	8
2.4.2 PFC boost diode	11
2.4.3 PFC power MOSFET	13
2.4.4 PFC MOSFET gate driver	13
2.4.5 PFC CS and ZCD	14
2.4.6 PFC output voltage sense	16
2.4.7 PFC output capacitor	18
2.4.8 PFC multi-mode control.....	18
2.4.9 PFC start-up and steady-state control	20
2.4.10 Input voltage sensing.....	21
2.4.11 PFC protection features	22
2.4.11.1 Bus voltage protection.....	23
2.4.11.2 Input voltage protection.....	25
2.4.11.3 Over-current protection.....	25
2.4.11.4 Soft-start failure	26

Introduction

2.4.11.5	CCM protection	26
2.5	Designing the flyback converter	26
2.5.1	Designing the flyback transformer	27
2.5.1.1	Transformer turns ratio	27
2.5.1.2	Primary magnetizing inductance	28
2.5.1.3	Flyback transformer winding turns	30
2.5.2	Flyback primary power MOSFET	33
2.5.3	Flyback MOSFET gate driver	34
2.5.4	Flyback primary snubber	34
2.5.5	Flyback secondary rectifier diode	36
2.5.6	Flyback secondary snubber	37
2.5.7	Flyback secondary output capacitor	37
2.5.8	Flyback ZCD divider	38
2.5.9	Flyback CS resistor	39
2.5.10	Flyback operating window	40
2.5.11	Flyback multi-mode control	42
2.5.12	Flyback start-up control	43
2.5.13	Flyback protection features	45
2.5.13.1	Flyback primary over-current protection	45
2.5.13.2	Flyback output under-voltage protection	46
2.5.13.3	Flyback output over-voltage protection	46
2.5.13.4	Flyback output over-current protection	47
2.5.13.5	Flyback output over-power protection	47
2.5.13.6	Flyback CCM protection	47
2.5.13.7	Soft-start failure	48
2.5.13.8	Other flyback protections	48
2.6	Design the power supply for XDPL8221	48
2.7	Design the bleeder	50
2.8	Design the adaptive temperature protection	52
2.9	Design the dimming interface	53
2.10	UART interface	55
2.11	PCB layout guidelines	55
2.11.1	Star connection of grounding	55
2.11.2	Filtering capacitors of XDPL8221	56
2.11.3	PFC voltage sense circuit	56
2.11.4	Minimum current loop	56
2.11.5	Other layout considerations	56
3	Configuration set-up and procedures	58
3.1	Design parameters	58
3.2	XDPL8221 configuration	58
References	59	
Revision history	60	

1 Introduction

The XDPL8221 digital controller IC belongs to the Infineon XDP™ digital power family. It provides an independent PFC boost and flyback dual-stage control to achieve an output that combines Constant Voltage (CV), Constant Current (CC) and Limited Power (LP) for LED luminaires. The IC is available in a PG-DSO-16 package and supports many features with only a minimal requirement of external components. The digital engine of the IC offers the possibility to configure operational parameters and protection modes. This eases the design phase and enables great product variety with a reduced number of hardware variants. Accurate primary-side output voltage and current control eliminates a secondary-side feedback loop.

This design guide provides detailed information on how to calculate the major power stage component values, as well as the setting of parameters for general functions and protection features. Useful tips on PCB layout are included to help customers optimize their PCB design. Finally, the installation and use of a Graphical User Interface (GUI) – .dp Vision – is described to guide the customer to set parameters for the digital IC. The numeric values below are shown for the 100 W reference board with universal input voltage.

1.1 Product highlights

- UART command interface enables real-time communication for smart control applications
- Flicker-free dimming by analog reduction of output driving current down to 1 percent
- Primary-Side Regulated (PSR) CV, CC, LP output
- High current accuracy output of typically +/- 2 percent across universal AC-DC input voltage range (90 Vrms to 305 Vrms) with extended output voltage range from 16 V DC to 48 V DC
- Multi-mode flyback stage control (QRM + DCM + ABM) ensures high power efficiency over the entire load range and low dimming output down to 1 percent of the full current
- High Power Factor (PF, greater than 0.9) and low input current Total Harmonic Distortion (iTHD, less than 15 percent) for AC and DC input up to 300 V_{RMS} and load down to 30 percent
- Integrated 600 V start-up cell ensures fast time to light and low power consumption
- Adapted external temperature protection

1.2 Design features

- Universal AC input (120 V to 277 V AC +/-10 percent) or DC input (120 V to 430 V DC +/-10 percent)
- Extended output voltage range from 16 V to 48 V DC
- Recommended power range from 25 W to 150 W

1.3 Target applications

- Driver for LED luminaires

Introduction




Figure 1 XDPL8221 typical application schematic

1.4 Pin configuration and description

Pin assignments and basic pin description information are shown below.




Figure 2 Pin configuration of XDPL8221

Table 1 Pin definitions and functions

Name	Pin	Type	Function
GDFB	1	O	Flyback gate drive output Output for directly driving a power MOSFET of the flyback converter via a resistor
CSFB	2	I	Flyback Current Sense (CS) input Connected to an external shunt resistor and the source of a power MOSFET of the flyback converter
V _{CC}	3	I	Positive power supply

Introduction

			IC power supply
GND	4	-	Ground IC ground
ZCD	5	I	Flyback Zero-Crossing Detection (ZCD) Connected to the flyback auxiliary winding via a resistive divider for ZCD as well as primary-side output voltage sensing for output regulation and back-up bus voltage sensing for safety
VS	6	I	PFC voltage sense Connected to the DC bus via a resistive divider for the PFC boost converter output voltage sensing
N.U.	7	-	Not used, to be connected to GND externally
HV	8	I	High voltage input Connected to the AC mains via external rectifier diode and resistor. An internal 600 V HV start-up cell is used to charge V_{CC} initially. In addition, sampled HV sensing is also used for AC/DC detection and brown-out.
PWM	9	I	PWM dimming PWM pin is used as a dimming input
TEMP	10	I	External temperature sensor Connected to an external NTC resistor to sense the environment temperature
CSPFC	11	I	PFC current sensing Connected to an external shunt resistor and the source of a power MOSFET of the PFC boost converter. Additionally, it is connected to the PFC auxiliary winding for ZCD.
N.U.	12	I/O	Not used, to be connected to GND externally
GDPFC	13	O	PFC gate drive output Output for directly driving a power MOSFET of the PFC boost converter via a resistor
UART	14	-	Universal Asynchronous Receiver Transmitter (UART) communication The UART pin is used for the UART interface to support parameterization
N.C.	15	-	Not connected. To be connected externally to GND.
N.C.	16	-	Not connected. To be connected externally to GND.

2 Hardware design

The hardware design part provides detailed calculations of power component values as well as the setting of parameters of general functions and protection features for both PFC boost and flyback converters. Useful tips on PCB layout are included to help customers optimize their PCB design.

The design example used in this hardware design part is a 100 W CC mode driver reference design for direct driving of LED lighting applications. The customer can easily apply their own target specifications according to this example and obtain the design parameters by themselves.

2.1 System specification of a 100 W driver for LED lighting applications

The system specification of a 100 W driver reference design for LED lighting applications is shown as follows:

Table 2

Parameter	Symbol	Target value	Unit
Input characteristic			
Nominal input AC voltage (RMS)	V_{in_AC}	120 to 300	V AC
Nominal input DC voltage	V_{in_DC}	120 to 300	V DC
Nominal output DC voltage	V_{OUT}	16 to 48	V DC
Nominal output DC current	I_{OUT}	550 to 2500	mA
Nominal output power	P_o	100	W
Power factor	PF	More than 0.9	
THD	iTHD	Less than 15	%
Power efficiency	η	Less than 89	%
PFC stage			
PFC MOSFET maximum drain-source voltage	V_{DS_PFC}	600	V
Maximum PFC stage output power	P_{o_PFC}	110	W
Minimum PFC switching frequency	f_{sw,min_PFC}	22	kHz
Maximum PFC switching frequency	f_{sw,max_PFC}	80	kHz
Flyback stage			
Nominal input voltage	V DC	460	V DC
Maximum output power	P_o	100	W
Nominal output over-voltage threshold	$V_{OUT,OV}$	53	V
Flyback MOSFET maximum drain-source voltage	V_{DS_FB}	800	V
Minimum switching frequency	$f_{sw,min}$	16	kHz

2.2

Schematic




Figure 3 XDPL8221 100 W driver schematic

2.3 Bridge rectifier

The bridge rectifier usually has the highest semiconductor power loss in the PFC boost converter. Using a higher rated current bridge rectifier can reduce the forward voltage drop, which reduces the total power dissipation at a small incremental cost. The total power loss is calculated using the average input current flowing through two of the bridge rectifying diodes if the forward voltage is assumed as 1 V:

$$P_{loss_BR} = I_{BR_avg} * 2 * V_{F_BR} = \frac{2\sqrt{2}}{\pi} * \frac{P_{O_PFC_max}}{V_{in_rms_min} * \eta_{PFC}} * 2 * V_{F_BR} = 2.71W$$

With the value of the power loss, an appropriate bridge rectifier should be selected based on its thermal characteristics.

2.4 Design PFC boost converter

PFC shapes the input current of the power supply to synchronize with the mains voltage, in order to maximize the real power drawn from the mains. In a perfect PFC circuit, the input current follows the input voltage as a pure resistor, without any input current harmonics. In the 100 W driver reference design, PFC is implemented as a boost converter that works in Quasi-Resonant Mode (QRM) with constant on-time control. The converter provides the following flyback stage a constant high DC voltage as input, which ensures flicker-free light output. This chapter describes the methodology for designing the QRM PFC boost converter based on the XDPL8221, including PFC boost inductor design, equations for power loss estimation, and a selection guide for power semiconductor devices and passive components.

2.4.1 Main PFC boost inductor

As the key magnetic component of the PFC boost converter, the boost inductor has the main function of energy storage. Its inductance is given as the following formula:

$$L_{PFC} = \frac{V_{in_pk}^2 * (V_{bus} - V_{in_pk}) * \eta_{PFC}}{4 * V_{bus} * P_{O_PFC} * f_{PFC}}$$

Where

- L_{PFC} – Inductance of the PFC boost inductor
- V_{in_pk} – Peak value of the input AC mains
- V_{bus} – Bus voltage as the PFC output
- η_{PFC} – Estimated power efficiency of the PFC boost converter
- P_{O_PFC} – Output power of the PFC boost converter
- f_{PFC} – Operation switching frequency of the PFC boost inductor

In the 100 W driver reference design, the output of the PFC boost converter is chosen as 460 V so that a high PF is still guaranteed at the maximum AC/DC input. The minimum switching frequency limited at 22 kHz to avoid audible noise is controlled by XDPL8221 through a “maximum switching period time-out” approach, which starts the next switching cycle when 45 μ s of maximum switching period is reached. The detailed variable values are given in Table 3.

Hardware design

Table 3 PFC design specification

Parameter	Symbol	Value	Unit
AC or DC input under-voltage threshold	V_{UV_rms}	76	V
AC or DC input over-voltage threshold	V_{OV_rms}	320	V
Maximum PFC boost converter output power	$P_{O_PFC_max}$	110	W
Maximum PFC on-time	t_{on,max_PFC}	32	μs
Minimum PFC on-time	t_{on,min_PFC}	200	ns
Minimum switching frequency	f_{sw,min_PFC}	22	kHz
Estimated PFC boost converter power efficiency at maximum AC input voltage	η_{PFC}	Less than or equal to 96	%
Nominal PFC boost converter output voltage	V_{bus}	460	V
Power factor	PF	More than 0.9	-

The maximum possible inductance should be calculated at both lowest (input under-voltage threshold) and highest (input over-voltage threshold) possible input voltage with full load and minimum switching frequency.

At 76 V AC input:

$$L_{PFC_76} = \frac{(76 * \sqrt{2})^2 * (460 - 76 * \sqrt{2}) * 0.96}{4 * 460 * 110 * 22 * 10^3} \approx 0.88 \text{ mH}$$

At 320 V AC input:

$$L_{PFC_320} = \frac{(320 * \sqrt{2})^2 * (460 - 320 * \sqrt{2}) * 0.96}{4 * 460 * 110 * 22 * 10^3} \approx 1.15 \text{ mH}$$

The suitable inductance must be less than the smaller one of both.

$$L_{PFC} < \min(L_{PFC_{76}}, L_{PFC_{320}})$$

Other considerations regarding PFC choke inductance:

- The selected PFC inductance must be small enough to cover the maximum output power at the minimum input (e.g. to cover the brown-in/out feature).
- Higher PFC inductance has the advantage at light load in comparison to smaller inductance due to longer on-time. This ensures smaller minimum output power in DCM when the LED load is small (e.g. 1 percent dimming) and avoids unwanted bus voltage ripples due to the limited minimum on-time of the IC controller.
- For the maximum output power, higher PFC inductance has longer on-time and lower switching frequency. It must be guaranteed that these two parameters are still within the limits of the XDPL8221.
- Higher PFC inductance leads to a larger choke size and more winding turns, which causes more winding loss. In contrast, lower inductance results in smaller size and fewer winding turns but higher frequency, which could lead to more switching loss.

In the reference design, $L_{PFC} = 0.6 \text{ mH}$ is chosen to avoid magnetic saturation in worst cases such as start-up and load transient. After the PFC choke inductance has been fixed, the relevant choke parameters can be calculated as follows with the assumption of the boundary conduction mode operation:

Maximum input current (RMS) happens at minimum AC input and maximum output power:

$$I_{in_rms_max} = \frac{P_{O_PFC_max}}{V_{UV_rms} * \eta_{PFC}} = 1.5 \text{ A}$$

Hardware design

Maximum input peak current:

$$I_{in_pk_max} = \sqrt{2} * I_{in_rms_max} = 2.12 \text{ A}$$

Maximum inductor peak current:

$$I_{L,pk_PFC_max} = 2 * I_{in_pk_max} = 4.24 \text{ A}$$




Figure 4 Boost inductor current waveform in a switching cycle

According to **Figure 4**, other important parameters of the PFC boost converter can be calculated as follows if QRM1 operation is assumed:

Maximum on-time:

$$t_{on_max} = \frac{L_{PFC} * I_{L,pk_PFC_max}}{\sqrt{2} * V_{UV_rms}} = 23 \mu\text{s}$$

If $T_{osc} = 1.5 \mu\text{s}$ is assumed, off-time at minimum AC input and maximum output power:

$$t_{off} = \frac{L_{PFC} * I_{L,pk_PFC_max}}{V_{bus} - \sqrt{2} * V_{UV_rms}} + 0.5 * T_{osc} = 7.97 \mu\text{s}$$

The lowest frequency for maximum output power of PFC converter in QRM:

$$f_{PFC_min} = \frac{1}{t_{on_max} + t_{off}} = 32.3 \text{ kHz}$$

Maximum current (RMS) through the PFC inductor during on-time:

$$I_{L,PFC_on_rms_max} = 2 * I_{in_rms_max} * \sqrt{\frac{1}{3} * t_{on_max} * f_{PFC_min}} = 1.49 \text{ A}$$

Maximum current (RMS) through the PFC inductor during off-time:

$$I_{L,PFC_off_rms_max} = 2 * I_{in_rms_max} * \sqrt{\frac{1}{3} * t_{off} * f_{PFC_min}} = 0.84 \text{ A}$$

Thus the maximum PFC inductor current (RMS):

$$I_{L_rms_max} = \sqrt{I_{L,PFC_on_rms_max}^2 + I_{L,PFC_off_rms_max}^2} = 1.71 \text{ A}$$

Hardware design

To realize the ZCD of the inductor current for the quasi-resistant mode switching, an additional auxiliary winding is introduced in the PFC inductor. It is recommended to keep the maximum voltage across the auxiliary winding below 50 V, which is proportional to the maximum voltage drop across the PFC inductor main winding. This must comply with the maximum voltage rating of the components that are connected to the auxiliary winding. In the 100 W reference design, a turns ratio of 10:1 is used.

The important parameters of the PFC boost inductor are summarized in **Table 4**.

Table 4 PFC boost inductor design parameters

PFC boost converter			
Parameter	Symbol	Value	Unit
Main inductance of the PFC boost inductor	L_{PFC}	600	μH
Minimum switching frequency in QRM	f_{PFC_min}	32.3	kHz
Maximum inductor peak current	I_{L,pk_PFC_max}	4.24	A
Maximum input current (RMS)	$I_{in_rms_max}$	1.5	A
Maximum input peak current	$I_{in_pk_max}$	2.12	A
Maximum inductor current (RMS)	$I_{L_rms_max}$	1.71	A
Maximum on-time	t_{on_max}	23	μs
Turns ratio of primary to auxiliary winding	N_{p_PFC}/N_{a_PFC}	10:1	-

Based on the calculated specifications above, the inductor can be constructed according to different design requirements such as size, power efficiency, temperature, etc. by selecting different bobbins and cores. In order to avoid core saturation and achieve an optimized core loss, the flux density B_{max} is recommended not to exceed 0.3.

In the Infineon 100 W driver reference design, the PFC boost inductor is constructed by Würth Elektronik using part no. [750343236](#) as a design example. The specification sheet is given in **Table 5**.

Table 5 Parameters of Würth inductor 750343236

Parameter	Value	Unit
Inductance	600	μH
Bobbin	ETD34	-
Core material	TP4A or DMR44	-
Turns ratio of primary to auxiliary winding	10:1	-
DC resistance primary winding	0.13	Ω
DC resistance auxiliary winding	0.033	Ω
Saturation current	4.3	A

The maximum main inductor copper loss can be calculated based on the specification above as:

$$P_{loss_L_PFC} = I_{L_rms_max}^2 * R_{DC_L_PFC} = 0.38 \text{ W}$$

2.4.2 PFC boost diode

The selection of the boost diode is a major decision in the PFC boost converter design and it is related to the converter efficiency. The following considerations should be taken into account:

Hardware design

- Reverse breakdown voltage

It must be chosen to be higher than the bus voltage with at least 20 percent margin:

$$V_{F_D_PFC} < 1.2 * V_{bus_OVP1} = 582 \text{ V}$$

A 600 V diode is suitable here in the 100 W reference design.

- Average rectified forward current

It must be higher than the PFC boost converter output current:

$$I_{D_PFC_avg} > \frac{P_{O_PFC_max}}{V_{bus_min}} = 0.275 \text{ A}$$

Using a diode with high current capability will benefit the power efficiency.

- Forward voltage

It is directly related to the power efficiency. So the forward voltage should be chosen to be as small as possible.

- Reverse recovery time

As the PFC boost converter is controlled by the XDPL8221 in the QRM + DCM mode, the PFC boost diode current goes back to zero while the PFC MOSFET turns on. So there is no current commutation between the PFC diode and MOSFET and thus no switching loss by reverse recovery. It is not necessary to choose an ultra-fast diode.

- Power loss

The only power loss that should be considered is conduction loss. The maximum PFC diode current (RMS) is calculated as:

$$I_{D_PFC_rms_max} = \frac{\frac{4}{3} * \sqrt{\frac{2 * \sqrt{2}}{\pi}} * P_{O_PFC_max}}{\sqrt{V_{UV_rms} * V_{bus_min}}} = 0.73 \text{ A}$$

With a forward voltage of 0.5 V assumed, the diode conduction loss can be calculated as follows:

$$P_{loss_D_PFC} = I_{D_PFC_rms_max} * V_{F_D_PFC} = 0.365 \text{ W}$$

- Thermal characteristics

With the thermal resistance of the diode $R_{D_PFC_TH_JA}$ and ambient temperature T_A , the PFC diode temperature without heatsink is calculated as:

$$T_{D_PFC} = P_{loss_D_PFC} * R_{D_PFC_TH_JA} + T_A$$

The important parameters for the boost diode used in the 100 W driver reference design are summarized in **Table 6**.

Table 6 Boost diode design parameters

Parameter	Symbol	Value	Unit
Maximum reverse voltage	$V_{RRM_D_PFC}$	600	V
Average rectified forward current	$I_{D_PFC_avg}$	4	A
Maximum PFC diode RMS current	$I_{D_PFC_rms_max}$	0.73	A
Forward voltage	$V_{F_D_PFC}$	0.5	V

2.4.3 PFC power MOSFET

The selection of the PFC power MOSFET is based mainly on consideration of the breakdown voltage and power dissipation. According to the operating bus voltage, a 600 V MOSFET is suitable. In the QRM + DCM mode PFC boost converter, the overall MOSFET losses comprise:

- Conduction loss

These losses are frequency independent and do not scale significantly with frequency. It is calculated as follows:

$$P_{con_loss_MOS_PFC} = I_{L,PFC_on_rms_max}^2 * R_{DS(ON)}$$

- Turn-on transition loss

As the converter works in QRM + DCM mode, the turn-on transition loss caused by the magnetizing current can be ignored because the current rises from zero when a switching cycle starts. But to discharge the parasitic capacitors like C_{oss} and C_{can} through the MOSFET channel can cause significant turn-on transition loss. These losses occur every switching cycle and are thus frequency dependent.

- E_{oss} and $\frac{1}{2} \cdot C_{can} \cdot V^2$ loss

As mentioned above, the energy stored in C_{can} and C_{oss} at the time of turn-on must be dissipated in the MOSFET channel and CS resistor during the turn-on transition. The energy stored in any capacitor is fundamentally a function of the square of the voltage across it, and thus the E_{oss} and $\frac{1}{2} \cdot C_{can} \cdot V^2$ losses can be very significant during high-line conditions. These losses occur every switching cycle and are thus frequency dependent. To simplify the calculation, we assumed that the switching loss is approximately half of the conduction loss:

$$P_{sw_loss_MOS_PFC} = \frac{1}{2} * P_{con_loss_MOS_PFC}$$

- Gate driver loss

These losses also scale linearly with frequency, but are generally quite a small contribution to the overall losses (at switching frequencies of below 100 kHz) and depend almost exclusively on the MOSFET Q_g (total gate-charge). The gate-driver power is typically dissipated in the external gate resistor and gate-driver itself and thus does not need to be considered in the thermal calculation of the MOSFET.

In the 100 W driver reference design, the 600 V Infineon MOSFET IPA60R190C6 from the C6 family is used. With the $R_{DS(on)}$ of 190 mΩ, the total loss of the MOSFET is calculated as:

$$P_{loss_MOS_PFC} = P_{sw_loss_MOS_PFC} + P_{con_loss_MOS_PFC} = 1.5 * P_{con_loss_MOS_PFC} = 0.63 \text{ W}$$

The important parameters for the PFC MOSFET are summarized in [Table 7](#).

Table 7 PFC MOSFET design parameters

Parameter	Symbol	Value	Unit
Breakdown voltage	$V_{BR_DSS_PFC}$	650	V
MOSFET on-resistance	$R_{DS(on)}$	190	mΩ
PFC MOSFET conduction loss	$P_{loss_MOS_PFC_con}$	0.42	W
PFC MOSFET switching loss	$P_{loss_MOS_PFC_sw}$	0.21	W
PFC MOSFET total loss	$P_{loss_MOS_PFC}$	0.63	W

2.4.4 PFC MOSFET gate driver

The XDPL8221 PFC boost converter gate driver GDPFC offers the following advanced features:

Hardware design

- Configurable charge current from 30 to 118 mA for turn-on slope optimization with .dp Vision tool
- Configurable gate voltage from 4.5 to 15 V




Figure 5 Configurable gate driver with gate voltage and charge current

Due to the configurable gate charge current and voltage, the external gate resistor should not be chosen to be too high. A gate resistor of $10\ \Omega$ should fit most application cases. The soft turn-on for improved EMI results is guaranteed by the configurable constant current gate charging. The following table shows the recommend range of the external gate resistor for a stable gate-drive operation of different MOSFETs:

Table 8 Recommended external gate resistor value

Parameter	Symbol	Value	Unit
MOSFET gate capacitance	C_g	1.0 to 2.0	nF
MOSFET gate source current	I_{gs}	100	mA
MOSFET gate source resistance	R_{gs}	10	$k\Omega$
Recommended external gate resistor	R_g	5 ~ 20	Ω
		15 ~ 25	

2.4.5 PFC CS and ZCD

The pin CSPFC of the XDPL8221 is used for two different purposes in one switching cycle. During the on-time of the PFC MOSFET, it is used as a CS pin. The CS of the PFC boost converter is used to limit the turn-on time of the PFC MOSFET by sensing the peak current flowing through the MOSFET in order to protect it and also the boost inductor from an over-power situation. When the MOSFET is turned off, the pin is used as a ZCD pin. The ZCD catches the moment when the boost inductor current goes back to zero and the next switching cycle can be started so that the boost converter always works in the QRM or DCM mode with minimum switching loss.

As **Figure 6** shows, when the PFC MOSFET turns on, the rectifier diode D_1 blocks the negative voltage drop across the PFC auxiliary winding so that the CSPFC pin is effectively connected only to the shunt resistor R_{CS_PFC} via the resistor R_{ZCD2_PFC} and thus only sees the peak CS voltage signal. When the PFC MOSFET turns off, a positive voltage drop is forwarded by D_1 . The CSPFC pin is effectively connected to resistor divider R_{ZCD1_PFC} and R_{ZCD2_PFC} . A zener diode and a capacitor are necessary to clamp the pin voltage not higher than 3.3 V. Another diode is required to decouple the CS signal from the clamping circuit.




Figure 6 Schematic of shared CS and ZCD functions at the CSPFC pin

The ratio of the resistor divider R_{ZCD1_PFC} and R_{ZCD2_PFC} decides the amplitude of the oscillation at the CSPFC pin. So that the comparator for the ZCD works correctly, the amplitude at the CSPFC pin must be higher than 1.53 V as shown in **Figure 7**. The ratio of the divider must be designed theoretically, as follows:

$$(V_{bus} - V_{in_pk_max}) * \frac{N_{a_PFC}}{N_{p_PFC}} * \frac{R_{ZCD1_PFC}}{R_{ZCD1_PFC} + R_{ZCD2_PFC}} > 1.54 \text{ V}$$

Attention: *The bus voltage ripple and the parasitic resistance of the winding which leads to the damping of the amplitude should be also taken into account if necessary. A wrongly designed divider ratio will cause the loss of the PFC ZCD signal.*




Figure 7 Hysteretic comparator threshold for ZCD

To design the PFC CS shunt resistor, the following condition must be complied with:

$$I_{L,pk_PFC_max} * R_{CS_{PFC}} < V_{OCP1_PFC_max} = 1.214 \text{ V}$$

Hardware design

and

$$R_{CS_PFC} < \frac{1.214V}{I_{L,pk_PFC_max}} = 0.28 \Omega$$

The value of the CS resistor is chosen to be 0.165Ω with two resistors of 0.33Ω connected in parallel. This splits the power dissipation and reduces the thermal stress. The maximum power loss of each shunt resistor is:

$$P_{loss_shunt_PFC_max} = 0.5 * I_{L,RMS_max}^2 * R_{CS_PFC} = 0.5 * 1.71A^2 * 0.33 = 0.48 W$$

This should be considered while selecting the proper shunt resistor type.

The important design parameters for bus voltage sensing are summarized in **Table 9**.

Table 9 PFC CS and ZCD design parameters

Parameter	Symbol	Value	Unit
Upper resistor of the PFC ZCD divider	R_{ZCD1_PFC}	8.2	$k\Omega$
Lower resistor of the PFC ZCD divider	R_{ZCD2_PFC}	33	$k\Omega$
PFC OCP1 maximum operating range	$V_{OCP1_PFC_max}$	1.214	V
PFC CS resistor	R_{CS_PFC}	$0.33//0.33 = 0.165$	Ω

2.4.6 PFC output voltage sense

As shown in **Figure 8**, the bus voltage is measured at the VS pin of the XDPL8221 through a resistor divider. This measurement is used as the input of the PFC output voltage regulator to generate the PWM control signal for the PFC MOSFET and offers the protection functions for the PFC boost converter. It is strongly recommended to add a filter capacitor near the VS pin to filter the switching noise in order to get a precise and stable measurement result. The VS pin has a very low leakage current so the intolerance can be ignored.




Figure 8 Bus voltage measurement

Inside the XDPL8221, the VS pin is connected to an 8-bit ADC, which utilizes two voltage ranges for the bus voltage measurement results. This gives the advantage on the one hand that the whole voltage range started from 0 V is monitored. On the other hand the operating range is sensed with a high resolution so that the regulation accuracy is guaranteed.

As shown in **Figure 9**, the wide voltage range from 0 to V_{REF} results in a low resolution. If the nominal operating bus voltage $V_{bus} = 460$ V is assumed in normal operation and mapped to V_{REF} by the resistor divider as recommended, then an 8-bit ADC gives the range 0 ~ 460 V a resolution of:

$$Wide\ Range\ Resolution = \frac{V_{bus}}{256} \approx 1.8\ V/LSB$$

Hardware design

This range is used to monitor the start-up behavior or other failures.

The narrow voltage range from $5/6 V_{REF}$ to $7/6 V_{REF}$ gives a three times better resolution. If the nominal operating bus voltage $V_{bus} = 460$ V is assumed and mapped to V_{REF} , then an 8-bit ADC gives the range from $5/6 V_{bus} = 383$ V to $7/6 V_{bus} = 536$ V a resolution of:

$$\text{Narrow Range Resolution} = \frac{1}{3} * \frac{V_{bus}}{256} \approx 0.6 \text{ V/LSB}$$

So in the steady-state operation, the high-resolution range is used to get an accurate bus voltage regulation.




Figure 9 Bus voltage sensing ranges

The calculation of the resistor divider is given as follows if the $V_{bus} = 460$ V is mapped to V_{REF} :

$$\frac{R_{VS1_PFC}}{R_{VS2_PFC}} = \frac{V_{bus} - V_{REF}}{V_{REF}} = 188.46$$

To reduce the inaccuracy caused by the resistor divider, it is necessary to select the bus voltage sensing resistors with a tolerance of 1 percent or less. In the 100 W driver reference design, to reduce the voltage stress, the upper resistor R_{VS1_PFC} consists of three resistors each of $3.32 \text{ M}\Omega$, and the lower resistor R_{VS1_PFC} is selected as $52.3 \text{ k}\Omega$.

Note: *As indicated in the XDPL8221 datasheet, the V_{CC} pin voltage must be higher than 3.4 V before the voltage of VS exceeds 1.2 V. So it is recommended to select the divider with the highest impedance. This also helps to reduce the power consumption in standby mode.*

The criteria to switch between these two ranges are as follows if the tolerance of the resistors can be ignored:

- The PFC boost converter always starts in the narrow (high resolution) range.
- In the narrow (high resolution) range, if the bus voltage V_{bus} is less than 406 V, it will be switched to wide range.
- In the wide (low resolution) range, if the bus voltage V_{bus} is more than 430 V, it will be switched to the narrow range.

Note: *In order to reduce the switching noise coupled in the bus voltage sense signal, a filter capacitor of 1 nF is strongly recommended to be placed near the VS pin.*

The important design parameters for bus voltage sensing are summarized in **Table 10**.

Table 10 Bus voltage sensing design parameters

Parameter	Symbol	Value	Unit
Nominal PFC boost converter output voltage	V_{bus}	460	V
XDPL8221 internal ADC reference voltage	V_{REF}	2.428	V
Bus voltage sensing divider upper resistor	R_{VS1_PFC}	3.32 x 3	MΩ
Bus voltage sensing divider lower resistor	R_{VS2_PFC}	52.3	kΩ
Bus voltage sensing filter capacitor	C_{VS}	1	nF
Narrow (high resolution) range	–	383 ~ 536	V
Resolution of narrow range	–	0.6	V/LSB
Wide (low resolution) range	–	0 ~ 460	V
Resolution of wide range	–	1.8	V/LSB

2.4.7 PFC output capacitor

The PFC bus capacitor can be calculated with the following formula if the ESR of the capacitor is small enough to be neglected and the peak-to-peak voltage ripple is selected as 20 V. Please note that the tolerance of 20 percent of the capacitance also needs to be taken into account:

$$C_{bus} = \frac{I_{out_PFC_max}}{2 * \pi * f_{line_min} * V_{bus_ripple_pp}} * 1.2 = 46 \mu F$$

With:

$$I_{out_PFC_max} = \frac{P_{O_PFC_max}}{V_{bus}} = 0.24 A$$

Regarding the voltage rating with consideration of over-voltage protection threshold, a 500 V capacitor is necessary. But due to price and size factors, it is reasonable to use two 250 V rating capacitors in series. The ESR of the capacitor should be selected to be as small as possible, and the allowed maximum ripple current should have enough margin. In the 100 W driver reference design, one 500 V capacitor of 47 μF with low ESR is selected. To symmetrize the voltage stress on the two in series-connected capacitors, an in-parallel connected high-ohmic resistor divider is recommended, which will slightly increase the standby power consumption.

The important parameters for the bus capacitor selection are summarized in Table 11.

Table 11 Bus capacitors design parameters

Parameter	Symbol	Value	Unit
Nominal PFC boost converter output voltage	V_{bus}	460	V
Maximum PFC boost converter output power	$P_{out_PFC_max}$	110	W
Bus voltage ripple (peak to peak)	$V_{bus_ripple_pp}$	20	V
AC input line frequency	f_{line}	45 ~ 66	Hz
PFC bus capacitor	C_{bus}	47	μF

2.4.8 PFC multi-mode control

The PFC boost converter regulates the output bus voltage through the calculated constant on-time:

$$t_{on_PFC} = \frac{2 * P_{O_PFC_max} * L_{PFC}}{V_{in_rms}^2 * n_{PFC}}$$

Hardware design

As shown from the formula above, when the inductance is fixed and the line input voltage is constant, the PFC on-time is only dependent on the converter output power. The output voltage is sensed and fed into the internal regulator for on-time calculation. With the calculated on-time and frequency law, a switching cycle is defined.

For a PFC boost converter operating in QRM, the PFC MOSFET is turned on with constant on-time throughout the complete AC half-cycle, and the off-time varies during the AC half-cycle depending on the instantaneous input voltage applied. A new switching cycle starts after the inductor current reaches zero. It is ideal for full-load operation, where the on-time is long. However, the on-time reduces at light load, resulting in very high switching frequency especially near the zero-crossings of the AC input. The high switching frequency increases the switching loss, resulting in poor efficiency at light load. Therefore multi-mode control is implemented.

The XDPL8221 uses QRM + DCM operation for PFC load regulation. At full load and heavy load, the PFC is running with QRM1 for the best power efficiency. When the load decreases, the XDPL8221 reduces the on-time and switching frequency at the same time by adding an additional delay into each switching cycle through selecting further inductor current valleys to achieve QR2M and up to maximum QRM5 (configurable) operation. [Figure 10](#) illustrates the QRM2 valley switching in multi-mode PFC control as an example. In case of light load e.g. deep dimming, DCM operation with fixed on-time is applied to further reduce the power transfer: the adjustment of the switching period will regulate the load change and the switching frequency can be reduced.




Figure 10 PFC boost multi-mode control with QRM2

The multi-mode control is defined in the frequency law, which consists of a maximum switching frequency $f_{sw_PFC_max}$ and a minimum switching frequency $f_{sw_PFC_min}$ and controls the valley selection (QRM n). In this way, the switching frequency is limited within the defined range, and efficiency at light load can be improved. An illustration of the frequency law is shown in [Figure 11](#).




Figure 11 Frequency law for operating mode

Switching between QRM and DCM operation is described in [Figure 12](#).

Hardware design

- PFC will enter DCM operation from QRM once the internal calculated on-time is smaller than $t_{on_dcm_PFC}$
- PFC will leave DCM operation and return to QRM once the switching frequency is higher than $f_{sw_max_dcm_PFC}$




Figure 12 Mode switching between QRM_n and DCM operation

The important design parameters for multi-mode control are summarized in the following table:

Table 12 Input voltage sensing design parameters

Parameter	Symbol	Value	Unit
Maximum PFC boost converter switching frequency	$f_{sw_max_PFC}$	80	kHz
Minimum PFC boost converter switching frequency	$f_{sw_min_PFC}$	22	kHz
Minimum on-time to enter DCM operation	$t_{on_dcm_PFC}$	300	ns
Maximum frequency to leave DCM operation	$f_{sw_max_dcm_PFC}$	150	kHz
Maximum allowed valley	$N_{valley_max_PFC}$	8	-

2.4.9 PFC start-up and steady-state control

After the AC or DC voltage is applied at the input, the bus voltage is charged by the bridge rectifier and PFC diode. The V_{CC} capacitors are charged by the HV start-up cell until the V_{CC} on-threshold is reached and the XDPL8221 is active. After activation, the XDPL8221 checks first if the bus voltage is higher than $V_{bus_start_PFC}$ (brown-in condition). The PFC boost converter begins with the soft-start phase once the condition is fulfilled. After the threshold $V_{bus_steady_entry_UV}$ is reached within the time $t_{start_max_PFC}$, the start-up phase is over and the controller will switch to the steady-state operation until the operating bus voltage value V_{bus_set} is reached. Once the bus voltage is still lower than the threshold beyond the time, the PFC soft-start failure will be triggered. This is shown in [Figure 13](#).

The XDPL8221 PFC stage uses the PIT1 (Proportional-Integral-T1) controller to control the bus voltage in start-up and steady-state operation:

- Term P is proportional to the bus voltage error (difference between current bus voltage value and the operating nominal bus voltage value)
- Term I accounts for past values of the bus voltage error and integrates them over time to produce the I-term

Hardware design

- Term T1 is a low-pass filter that eliminates the noise in the error signal




Figure 13 PFC boost converter start-up control

The PIT1 controller parameters used for the start-up and steady-state may be different because of different requirements of the control loop. In the start-up phase, the control loop reacts quickly; a fast, dynamic response is important in order to settle the bus voltage at the defined operation level as soon as possible so that the flyback stage can start quickly and take over the IC power supply. Furthermore, it also helps to reduce the time-to-light. On the contrary, a relatively slow loop response in the steady-state operation is desirable for stable bus voltage regulation. To reduce the PFC bus voltage ripple in DCM operation, the controller gain can be configured, too. This eliminates the possible flicker in the deep dimming condition.

For all PIT1 controller gain parameters in the XDPL8221: the higher the gain value, the lower the gain.

The important design parameters for PFC boost converter start-up control are summarized in the table below:

Table 13 PFC start-up design parameters

Parameter	Symbol	Value	Unit
Voltage threshold to start PFC stage	$V_{bus_start_PFC}$	75	V
Voltage threshold for closed-loop regulation	$V_{bus_steady_entry_UV}$	448	V
Nominal PFC boost converter output voltage	V_{bus_set}	460	V
Proportional gain of PIT1 regulator in the start-up phase	SVP_{start_up}	5	-
Integral gain of PIT1 regulator in the start-up phase	SVI_{start_up}	9	-
Proportional gain of PIT1 regulator in the steady-state phase	SVP_{steady_state}	4	-
Integral gain of PIT1 regulator in the steady-state phase	SVI_{steady_state}	7	-
T1 filter gain in the steady-state phase	SVT	6	-
Proportional gain of PIT1 regulator in DCM operation	SVP_{dcm}	1	-
Integral gain of PIT1 regulator in DCM operation	SVI_{dcm}	7	-

2.4.10 Input voltage sensing

The rectified input voltage is measured through an external current limitation resistor R_{HV} at the HV pin as shown in [Figure 14](#). This path provides not only the input voltage sensing function, but also the power supply via the internal IC HV start-up cell for the XDPL8221 before V_{CC} reaches the on-threshold.

The input voltage sensing distinguishes whether the AC or DC voltage is applied at input. Meanwhile, input voltage measurement provides the brown-in, brown-out and input over-voltage protection. The threshold of each protection may be different for AC or DC input.




Figure 14 Input voltage sensing

To charge the V_{CC} capacitors through the IC internal start-up cell, the charge current must be limited so as not to over-power the start-up cell. The current limitation resistor R_{HV} must fulfill the following condition:

$$R_{HV} > \frac{\sqrt{2} * V_{in_max_rms}}{I_{HV_max}} = 45 \text{ k}\Omega$$

Because of the internal set-up of the HV pin to measure the input precisely, it is mandatory to use the HV current limitation resistor $R_{HV} = 99\text{ k}\Omega$ in order to limit the maximum HV pin current to 9.6 mA. To reduce the voltage and power stress of the resistor, it is strongly recommended to split it into three 1206 resistors, each of 20 k Ω . To improve the accuracy of the measurement, resistors with tolerance of less than 1 percent should be selected.

Note: *To reduce the switching due to the PFC stage at the input stage and to increase the accuracy of the input voltage measurement, it is highly recommended to add HV filter capacitors with a typical value of 680 pF after each HV resistor as shown in [Figure 14](#).*

The important design parameters for input voltage sensing are summarized in the following table:

Table 14 Input voltage sensing design parameters

Parameter	Symbol	Value	Unit
Maximum AC input voltage	$V_{in_AC_max_rms}$	305	Vrms
Maximum DC input voltage	$V_{in_DC_max}$	305	V
Maximum current of start-up cell	I_{HV_max}	9.6	mA
HV current limitation resistor	R_{HV}	$20 \times 3 = 60$	k Ω

2.4.11 PFC protection features

The XDPL8221 digital controller provides all-round protections for both power components and input/output of the PFC boost converter. As illustrated below in the control state machine ([Figure 15](#)), the protections are active after the system enters the start-up checks state (when V_{CC} voltage reaches the on-threshold). While the

start-up checks, the input/output are monitored before PFC starts to protect against possible under-/over-voltage. After the system is in the soft-start state, more protections such as over-current, over-power and CCM protection are also activated. An overview of which protection is enabled in which operating state is given in **Table 15**.




Figure 15 PFC boost converter control state machine

Table 15 PFC protection states

Protection	Stopped	Soft-start	Steady-state	Over-voltage
Bus over-voltage protection level 2 (OVP2)	Disabled	Enabled	Enabled	Enabled
Bus under-voltage protection	Disabled	Disabled	Enabled	Enabled
Input over-voltage protection	Disabled	Enabled	Enabled	Enabled
Input under-voltage protection	Disabled	Enabled	Enabled	Enabled
Over-current protection level 2	Disabled	Enabled	Enabled	Enabled
Soft-start failure	Disabled	Enabled	Disabled	Disabled
CCM protection	Disabled	Disabled	Enabled	Disabled

2.4.11.1 Bus voltage protection

The voltage at the VS pin, which represents the bus voltage, is sensed for bus voltage protection.

Bus over-voltage protection is mandatory to protect the DC-link electrolytic capacitor, boost diode and MOSFET of the flyback converter. There are two different protection levels defined:

- The OVP1 is part of the regulation loop and is controlled by the firmware. When the OVP1 threshold V_{bus_OVP1} is continuously triggered beyond the configured blanking time $t_{blank_bus_OVP1}$, the PFC gate driver is stopped by the firmware. In this case, flyback converter should go on switching to help discharge the bus capacitor. The PFC

Hardware design

gate driver is only enabled again when the bus voltage falls below the level $V_{bus_steady_entry_OV}$. No further protection action is necessary.

- The OVP2, in contrast, is a hardware protection and the gate driver is disabled if the fixed OVP2 threshold V_{bus_OVP2} is triggered beyond the defined blanking time $t_{blank_bus_OVP2}$ and without any firmware delay. In this case, the flyback converter will also stop working and the XDPL8221 will enter latch mode. The OVP2 threshold is defined as a VS pin voltage of 2.8 V, which together with the bus voltage sense divider results in the corresponding voltage at the bus.
- Bus under-voltage protection is meaningful to prevent the flyback transformer from running into saturation. When the threshold V_{bus_UV} is continuously triggered beyond the configured blanking time $t_{blank_bus_UV}$, both PFC and flyback converter operations are stopped and the XDPL8221 will enter auto-restart mode.

The different OVP thresholds are illustrated in Figure 16.




Figure 16 PFC bus voltage protection thresholds

The important design parameters for bus voltage protection are summarized in Table 16.

Table 16 PFC bus voltage protection design parameters

Parameter	Symbol	Value	Unit	Configurable
Bus over-voltage protection level 2 threshold	V_{bus_OVP2}	536	V	No
Blanking time for OVP2	$t_{blank_bus_OVP2}$	200	ns	Yes
Reaction OVP2	–	Auto-restart	–	Yes
Bus over-voltage protection level 1 threshold	V_{bus_OVP1}	485	V	Yes
Blanking time for OVP1	$t_{blank_bus_OVP1}$	384	μs	Yes
Recovery threshold from OVP1	$V_{bus_steady_entry_OV}$	472	V	Yes
Bus under-voltage protection threshold	V_{bus_UV}	300	V	Yes
Blanking time for under-voltage	$t_{blank_bus_UV}$	500	ms	Yes
Reaction bus under-voltage protection	–	Auto-restart	–	Yes

2.4.11.2 Input voltage protection

Input voltage protection is realized by monitoring the voltage at the HV pin. After the XDPL8221 has become active and before the PFC boost converter is started, the input voltage is first checked. Once the input RMS voltage is between the threshold $V_{in_start_min}$ and $V_{in_start_max}$, PFC will start. After this, input will be monitored continuously. If the input voltage touches the under-voltage or over-voltage threshold beyond the blanking time, the XDPL8221 will enter auto-restart mode.

The important design parameters for input voltage protection are summarized in Table 17.

Table 17 PFC input voltage protection design parameters

Parameter	Symbol	Value	Unit	Configurable
Minimum input voltage to start PFC converter	$V_{in_start_min}$	88	Vrms	Yes
Maximum input voltage to start PFC converter	$V_{in_start_max}$	308	Vrms	Yes
Input under-voltage protection during operation	V_{in_uv}	76	Vrms	Yes
Blanking time for input over-/under-voltage	$t_{blank_vin_ov_uv}$	100	ms	Yes
Reaction input under-voltage protection	–	Auto-restart	–	Yes
Input over-voltage protection during operation	V_{in_ov}	320	Vrms	Yes
Reaction input over-voltage protection	–	Auto-restart	–	Yes

Note: The thresholds listed in the table above are related to the selected HV resistor of $60\text{ k}\Omega$. Different HV resistors will result in different thresholds.

2.4.11.3 Over-current protection

Over-current protection is necessary to control the maximum current flowing through the PFC boost inductor and PFC MOSFET so that they are not over-powered. This is realized by monitoring the voltage across the PFC shunt resistor. If the voltage reaches the threshold and goes beyond the blanking time, the PFC gate will be switched off. There are two levels of over-current protection:

- Over-current protection level 1: by reaching the threshold $V_{cs_pfc_ocp1}$ of the OCP1 beyond the blanking time $t_{blank_ocp1_pfc}$, the PFC gate will be switched off and the next switching cycle will be started again after the zero-crossing signal is detected. No further action will be taken. This is a cycle-by-cycle power limitation.
- Over-current protection level 2: by reaching the threshold $V_{cs_pfc_ocp2}$ of the OCP2, both the PFC and flyback gate drive will be switched off and the XDPL8221 will enter latch mode.

The important design parameters for PFC over-current protection are summarized in Table 18.

Table 18 PFC over-current design parameters

Parameter	Symbol	Value	Unit	Configurable
PFC over-current protection level 1 threshold	$V_{cs_pfc_ocp1}$	0.75	V	Yes
Blanking time for PFC OCP1	$t_{blank_ocp1_pfc}$	200	ns	Yes
PFC over-current protection level 2 threshold	$V_{cs_pfc_ocp2}$	1.6	V	No
Blanking time for PFC OCP2	$t_{blank_ocp2_pfc}$	600	ns	Yes
Reaction to PFC OCP2	–	Latch	–	Yes

2.4.11.4 Soft-start failure

When the input voltage is low beyond the nominal range or the output is over-loaded, the start-up time of the PFC boost converter may be extended to an unexpectedly long value. In both cases, the protection could be triggered and the XDPL8221 will enter auto-restart mode. The PFC soft-start time t_{start_PFC} is defined and monitored from the moment the PFC stage is started until the bus voltage reaches the threshold $V_{bus_steady_entry_uv}$. If this time exceeds the maximum allowed PFC soft-start time $t_{start_PFC_max}$, protection will be triggered and the XDPL8221 will enter auto-restart mode.

The important design parameters for soft-start failure are summarized in Table 19.

Table 19 PFC soft-start failure design parameters

Parameter	Symbol	Value	Unit	Configurable
Voltage threshold for start-up end	$V_{bus_steady_entry_uv}$	448	V	Yes
Maximum allowed PFC soft-start time	$t_{start_PFC_max}$	400	ms	Yes

2.4.11.5 CCM protection

Continuous Conduction Mode (CCM) operation occurs when the magnetizing current does not decrease to zero before the next switching cycle starts. This usually happens when the difference between the bus voltage and the input voltage is very small, which is the case with start-up or boost diode short. However, when the output is over-loaded or the input voltage is too low, the inductor peak current could be very high and the demagnetization of boost inductor cannot be performed completely. At start-up, CCM operation is allowed for a limited time but in other conditions, the XDPL8221 must enter the protection mode.

CCM operation is monitored at the PFC CS pin. When the ZCD signal does not come until the maximum switching period time-out happens, it will be treated as a CCM cycle. If CCM operation happens beyond the blanking time $t_{blank_CCM_PFC}$, the XDPL8221 will enter auto-restart mode.

The important design parameters for CCM protection are summarized in Table 20.

Table 20 PFC CCM protection design parameters

Parameter	Symbol	Value	Unit	Configurable
Blanking time for PFC CCM operation	$t_{blank_CCM_PFC}$	12	ms	Yes

2.5 Designing the flyback converter

The flyback converter takes the boosted DC voltage as input and converts it to a configurable wide-range DC output with the programmable constant current on the secondary side. The XDPL8221 controller provides a primary-side output voltage and current control without the external regulator on the secondary side. This chapter describes the methodology for designing the multi-mode control (QRM + DCM + ABM) flyback converter based on the XDPL8221, which includes the flyback transformer design, power loss estimation, selection guide for power semiconductor devices and passive components.

The design specification for the 100 W driver reference design is given in Table 21.

Table 21 Flyback converter design specification

Flyback converter				
Parameter	Symbol	Value	Unit	
Minimum DC input voltage	V_{bus_min}	440	V	

Nominal DC input voltage	V _{bus}	460	V
Maximum DC input voltage	V _{bus_max}	485	V
Maximum flyback converter output power	P _{O_max}	100	W
Minimum switching frequency	f _{sw_FB_min}	16	kHz
Estimated flyback converter power efficiency	η _{FB}	Less than 93	%
Flyback converter output voltage	V _{out}	16 to 48	V
Flyback converter output over-voltage threshold	V _{out_OV}	53	V
Flyback converter output current	I _{out}	550 to 2500	mA
Maximum flyback MOSFET drain-source voltage	V _{DS_max}	800	V
Secondary diode forward voltage	V _F	1	V
Secondary diode voltage rating	V _{RRM}	400	V

2.5.1 Designing the flyback transformer

For the flyback converter, the transformer is the most important factor that determines aspects of performance such as the efficiency, output regulation and EMI. Contrary to the normal transformer, the flyback transformer is inherently an inductor that provides energy storage, coupling and isolation for the flyback converter. In the general transformer, the current flows in both the primary and secondary winding at the same time. However, in the flyback transformer, the current flows only in the primary winding while the energy in the core is charged, and in the secondary winding while the energy in the core is discharged. Usually a gap is introduced between the cores to increase the energy storage capacity. The general transformer design procedures are briefly described below.

2.5.1.1 Transformer turns ratio

The transformer turns ratio N decides not only the reflected voltage from the secondary side to the primary side, which affects the primary-side flyback MOSFET selection, but also the maximum switching duty cycle D_{max} of the flyback converter.

A higher transformer turns ratio steps down the voltage from input to output more, such that a higher duty cycle may be employed. The maximum duty cycle is exactly defined by the turns ratio, since magnetizing time and demagnetizing time are functions of input voltage and reflected output voltage respectively. The duty cycle of the QR mode flyback can be calculated as follows:

$$D = \frac{t_{on}}{t_{on} + t_{off}} = \frac{n * (V_{out} + V_F)}{V_{bus} + n * (V_{out} + V_F)}$$

With:

$$t_{off} = t_{demag} + 0.5 * T_{osc}$$

This expression for D clearly approaches 1 asymptotically when n approaches ∞ (and 0 when n approaches 0). Nevertheless, a high turns ratio means high reflected voltage from the secondary to the primary side, which requires a higher MOSFET drain-source breakdown voltage. Therefore, the maximum transformer turns ratio depends on the expected maximum input voltage and reflected output voltage, since the sum of the two determines the voltage stress across the drain-source of the primary-side MOSFET during the demagnetization period, as follows:

$$V_{DS_MOS_max_FB} = V_{bus_max} + n * V_{out_max}$$

Hardware design

During turn-off of the primary-side MOSFET, energy stored in leakage inductance will charge up the C_{oss} of the primary MOSFET, causing an over-voltage spike to occur on top of the steady-state stress voltage. Depending on the leakage inductance value and the C_{oss} characteristics of the MOSFET employed, the snubber circuit can be tuned to guarantee operation within the voltage rating of the MOSFET, when employing a de-rating factor, as is the norm in the industry. In the 100 W driver reference design, an 800 V MOSFET is selected and a de-rating of 85 percent is assumed. So the maximum turns ratio n_{max} is calculated as:

$$n \leq n_{max} = \frac{0.85 * V_{DS_{MOSFB}} - V_{bus_max}}{V_{out_max}} = 3.67$$

A low transformer turns ratio could be desirable for several reasons. One reason is the conduction losses on the output loop, since the primary peak current is defined independently of the transformer turns ratio by the DCM flyback power equation:

$$P_{out} = \frac{1}{2} * L_{FB} * i_{p_pk}^2 * f_{FB} * n_{FB}$$

The output loop peak current is the input peak current reflected across the transformer:

$$i_{s_pk} = n * i_{p_pk}$$

A smaller turns ratio will reduce the secondary peak current and thus the conduction loss. One other reason could be the construction of the transformer itself. In order to get a strong coupling with accurate turns ratio, there is a minimum practical limit to the number of physical turns on the output side. With a minimum output winding turns count and a maximum input winding turns count, a practical upper limit to the transformer turns ratio will also exist. With the electrical requirements known, the minimum transformer turns ratio can be found in the same way as the maximum, but based on the voltage rating for the desired output rectifier diode V_{RRM} . The steady-state voltage stress across the diode is the sum of the transformer winding voltage and the output voltage, both of which have known maxima from previous calculations. The MOSFET voltage rating must adhere to de-rating criteria:

$$n \geq n_{min} = \frac{V_{bus_max}}{0.8 * V_{RRM} - V_{out_max}} = 2.52$$

Nevertheless, a very low turns ratio leads to a low duty cycle or smaller on-time at light load. If this small on-time is not able to be output by the controller, then burst mode is unavoidable, which could lead to higher ripple on the output and audible noise. In the 100 W driver reference design, the turns ratio is chosen as:

$$\frac{N_p}{N_s} = n = 3.2$$

2.5.1.2 Primary magnetizing inductance

The primary magnetizing inductance scaling can be done in several ways. One way would be to ensure that at least full power can be produced at the lowest bus voltage while staying in QRM operation.

As described in the previous chapter, the maximum duty cycle occurs at minimum bus voltage and maximum output voltage:

$$D_{max_FB} = \frac{n * (V_{out_max} + V_{F_D_sec})}{V_{bus_min} + n * (V_{out_max} + V_{F_D_sec})} = 0.28$$

But as the voltage and current could change at the full output power, the more critical working point happens at the maximum output current under full load. So the possible minimum duty cycle at full power in QRM operation is:

$$D_{min_QRM_FB} = \frac{n * (\frac{P_{out_max_FB}}{I_{out_max_FB}} + V_{F_D_sec})}{V_{bus_min} + n * (\frac{P_{out_max_FB}}{I_{out_max_FB}} + V_{F_D_sec})} = 0.23$$

If a minimum switching frequency for full load in the QRM of 35 kHz is assumed, the maximum possible magnetizing inductance is then calculated as:

$$L_{p_max_FB} = \frac{V_{bus_min}^2 * D_{min_QRM_FB}^2 * \eta_{FB}}{2 * P_{o_max_FB} * f_{sw_QR_min_FB}} = 1.18 \text{ mH}$$

Thus, in the 100 W reference design, the primary flyback main inductance is chosen as:

$$L_{p_FB} = 1 \text{ mH} < L_{p_FB_max}$$

And the maximum reflected voltage is:

$$V_{R_max} = n * (V_{out_max} + V_F) = 172.8 \text{ V}$$

The minimum switching frequency in the QRM happens at full load with full output current and minimum bus voltage, if an oscillation period T_{osc_FB} in the QRM is assumed as 1.5 μs :

$$f_{sw_QR_min_FB} = \frac{1}{\frac{1}{V_{bus_min}^2 * D_{min_QRM_FB}^2 * \eta_{FB}} + 0.5 * T_{osc_FB}} = 40 \text{ kHz}$$

$$\frac{1}{2 * P_{o_max_FB} * L_{p_FB}}$$

The switching frequency at full load with full output voltage and minimum bus voltage is:

$$f_{sw_QR_Vout_max_FB} = \frac{1}{\frac{1}{V_{bus_min}^2 * D_{max_FB}^2 * \eta_{FB}} + 0.5 * T_{osc_FB}} = 63.9 \text{ kHz}$$

$$\frac{1}{2 * P_{o_max_FB} * L_{p_FB}}$$

The maximum primary peak current appears at minimum bus voltage, maximum output current and full load:

$$I_{p_pk_max_FB} = \sqrt{\frac{2 * P_{o_max}}{L_{p_FB} * \eta_{FB} * f_{sw_FB_QR_min}}} = 2.37 \text{ A}$$

The maximum on-time happens at minimum bus voltage, maximum output current and full load:

$$t_{on_max_FB} = \frac{L_{p_FB} * I_{p_pk_max_FB}}{V_{bus_min}} = 5.38 \mu\text{s}$$

The maximum primary RMS current is:

$$I_{p_rms_max_FB} = I_{p_pk_max_FB} * \sqrt{\frac{D_{min_QRM_FB}}{3}} = 0.65 \text{ A}$$

The maximum primary DC current is:

$$I_{p_DC_max_FB} = \frac{1}{2} * I_{p_pk_max_FB} * D_{min_QRM_FB} = 0.26 \text{ A}$$

Hardware design

The maximum primary AC current is:

$$I_{p_AC_max_FB} = \sqrt{I_{p_rms_max_FB}^2 - I_{p_DC_max_FB}^2} = 0.59 \text{ A}$$

The maximum secondary peak current is:

$$I_{s_pk_max_FB} = n * I_{p_pk_max_FB} = 7.6 \text{ A}$$

The maximum secondary RMS current is:

$$I_{s_rms_max_FB} = I_{s_pk_max_FB} * \sqrt{\frac{1 - D_{min_QRM_FB}}{3}} = 3.85 \text{ A}$$

The maximum secondary DC current is:

$$I_{s_DC_max_FB} = \frac{1}{2} * I_{s_pk_max_FB} * (1 - D_{min_QRM_FB}) = 2.9 \text{ A}$$

The maximum secondary AC current is:

$$I_{s_AC_max_FB} = \sqrt{I_{s_rms_max_FB}^2 - I_{s_DC_max_FB}^2} = 2.45 \text{ A}$$

2.5.1.3 Flyback transformer winding turns

After the primary main inductance is determined and the maximum primary peak current is calculated, the turns of each winding of the flyback transformer can be calculated after the selection of the proper core. In the 100 W reference design, the ERL35 core with an effective area A_e of 103 mm² is selected. With the assumption of the saturation flux density B_{sat} of 0.3, the minimum primary turns to avoid core saturation can be calculated as follows:

$$N_{p_FB} \geq N_{p_min_FB} = \frac{L_{p_FB} * I_{p_pk_max_FB}}{B_{sat} * A_e} \approx 84 \text{ turns}$$

The secondary turns number is calculated as:

$$N_{s_FB} \geq \frac{N_{p_FB}}{n} \approx 26 \text{ turns}$$

The primary auxiliary winding is separated into two parts. One is the forward winding, which provides the power for the XDPL8221 controller. This ensures the precision of the primary-side regulation. As this winding operates in the forward mode, so the winding voltage is proportional to the bus voltage when the flyback MOSFET turns on and is independent from the output voltage. To ensure that the winding voltage is between 12 V and 22 V according to the V_{CC} voltage range, the turns ratio of the primary to the primary auxiliary forward winding is:

$$\frac{N_{p_FB}}{N_{p_aux_FWD_FB}} \approx 32$$

The other winding is used to sense the output voltage and the secondary-side current zero-crossing moment from the primary side. As this winding operates in flyback mode, so the winding voltage is proportional to the output voltage. The turns ratio of the primary to the primary ZCD winding is:

$$\frac{N_{p_FB}}{N_{p_aux_ZCD_FB}} \approx 4$$

Hardware design

Another winding, which provides the power for the dimming circuit, is also operated in the forward mode so that the winding voltage is independent from the output voltage. To make sure that the winding voltage is between 12 V and 22 V, the turns ratio of the primary to the secondary auxiliary forward winding is:

$$\frac{N_{p_FB}}{N_{s_aux_FWD_FB}} \approx 32$$

The important parameters of the flyback transformer are summarized in the following table:

Table 22 Flyback transformer design parameters

Parameter	Symbol	Value	Unit
Primary main inductance of the flyback transformer	L_{p_FB}	1	mH
Turns ratio from primary to secondary winding	N_{p_FB}/N_{s_FB}	3.2	—
Turns ratio from primary to primary auxiliary forward winding	$N_{p_FB}/N_{p_aux_FWD_FB}$	32	—
Turns ratio from primary to primary ZCD winding	$N_{p_FB}/N_{p_ZCD_FB}$	4	—
Turns ratio from primary to secondary auxiliary forward winding	$N_{p_FB}/N_{s_aux_FWD_FB}$	32	—
Maximum duty cycle	D_{max_FB}	0.28	—
Maximum primary peak current	$I_{p_pk_max_FB}$	2.37	A
Maximum primary RMS current	$I_{p_RMS_max_FB}$	0.65	A
Maximum secondary peak current	$I_{s_pk_max_FB}$	7.6	A
Maximum secondary RMS current	$I_{s_RMS_max_FB}$	3.85	A
Maximum on-time	$t_{on_max_FB}$	5.38	μs

Based on the above calculated specifications, the flyback transformer can be constructed according to different design requirements such as size, power efficiency and temperature etc. by selecting different bobbins and cores. In order to avoid core saturation and achieve an optimized core loss, the flux density B_{max} is recommended not to exceed 0.3.

In the Infineon 100 W driver reference design, the flyback transformer is constructed by Würth Elektronik using part no. [750317672-Rev00](#) as a design example. The specification sheet is given as follows:

Table 23 Parameters of Würth inductor 750317672-Rev00

Parameter	Value	Unit
Inductance	1	mH
Bobbin	ERL35	—
Core material	TP4A or DMR44, N87 equivalent	—
Turns ratio from primary to secondary winding	3.23:1	—
Turns ratio from primary to primary auxiliary forward winding	28:1	—
Turns ratio from primary to primary ZCD winding	4:1	—
Turns ratio from primary to secondary auxiliary forward winding	28:1	—
DC resistance primary winding	0.815	Ω
DC resistance secondary winding	0.067	Ω
Cross-section of the EE25 core	92.7	mm ²
Volume of the EE25 core	9548.10	mm ³

The maximum primary-side DC conduction loss can be calculated as:

$$P_{loss_p_FB} = I_{p_rms_max_FB}^2 * R_{DC_p_FB} = 0.55 \text{ W}$$

The maximum secondary-side DC conduction loss can be calculated as:

$$P_{loss_s_FB} = I_{s_rms_max_FB}^2 * R_{DC_p_FB} = 1.24 \text{ W}$$




Figure 17 Flyback transformer specification sheet

The core loss can be looked up in the following figure with the operating frequency and the AC flux density.




Figure 18 Relative core losses of the N87 material

2.5.2 Flyback primary power MOSFET

The selection of the flyback primary-side power MOSFET is based mainly on the breakdown voltage and the consideration of the MOSFET power dissipation. As already mentioned in the previous chapter, an 800 V MOSFET is used in the reference design. In the QRM + DCM mode flyback converter, the overall MOSFET losses comprise:

- Conduction loss

These losses are frequency independent and do not scale significantly with frequency. They are calculated as follows:

$$P_{con_loss_MOS_FB} = I_{p,RMS,max}^2 * R_{DS(ON)}$$

Due to the high bus voltage, the primary RMS current is quite low. It is recommended to use a MOSFET with a relatively high $R_{DS(ON)}$ but smaller C_{oss} .

- Turn-on transition loss

As the converter works in the QRM + DCM + ABM mode, the turn-on transition loss caused by the magnetizing current can be ignored because the current rises from zero when a switching cycle starts. But to discharge the parasitic capacitors like C_{oss} and C_{can} through the MOSFET channel can cause significant turn-on transition loss. These losses occur every switching cycle and are thus frequency dependent.

- E_{oss} and $\frac{1}{2} \cdot C_{can} \cdot V^2$ loss

As mentioned above, the energy stored in C_{oss} and C_{can} at the time of turn-on must be dissipated in the MOSFET channel and CS resistor during the turn-on transition. The energy stored in any capacitor is fundamentally a function of the square of the voltage across it, and thus the E_{oss} and $\frac{1}{2} \cdot C_{can} \cdot V^2$ loss can be very significant during high-line conditions. These losses occur every switching cycle and are thus frequency dependent. To simplify the calculation, we assumed that the switching loss is approximately the same as the conduction loss:

$$P_{sw_loss_MOS_FB} = P_{con_loss_MOS_FB}$$

- Gate driver loss

These losses also scale linearly with frequency, but are generally quite a small contribution to the overall losses (at switching frequencies of a few hundred kHz and below) and depend almost exclusively on the MOSFET Q_g (total gate charge). The gate driver power is typically dissipated in the external gate resistor and gate driver itself and thus does not need to be considered in the thermal calculation of the MOSFET.

In the 100 W driver reference design, the 800 V Infineon MOSFET IPA80R450P7 in the P7 family is used. With the $R_{DS(ON)}$ of 0.45 Ω , the total loss of the MOSFET is calculated as below:

$$P_{loss_MOS_FB} = P_{sw_loss_MOS_FB} + P_{con_loss_MOS_FB} = 2 * P_{con_loss_MOS_FB} = 0.36 \text{ W}$$

The important parameters for the flyback MOSFET are summarized in Table 24.

Table 24 Flyback MOSFET design parameters

Parameter	Symbol	Value	Unit
Flyback MOSFET breakdown voltage	$V_{BR,DSS,FB}$	800	V
Flyback MOSFET on-resistance	$R_{DS(ON)}$	450	$m\Omega$
Flyback MOSFET conduction loss	$P_{loss_MOS_FB_con}$	0.18	W
Flyback MOSFET switching loss	$P_{loss_MOS_FB_sw}$	0.18	W

Parameter	Symbol	Value	Unit
Flyback MOSFET total loss	$P_{loss_MOS_FB}$	0.36	W

2.5.3 Flyback MOSFET gate driver

The XDPL8221 flyback gate driver offers the following advanced features:

- Configurable charge current from 100 to 150 mA for turn-on slope optimization with .dp Vision tool
- Configurable gate voltage from 4.5 to 15 V




Figure 19 Configurable gate driver with gate voltage and charge current

Due to the configurable gate charge current and voltage, the external gate resistor should not be chosen to be too high. A gate resistor of $10\ \Omega$ should fit most applications. The soft turn-on for improved EMI results is guaranteed by the configurable constant current gate charging. The following table shows the recommend range of the external gate resistor for a stable gate drive operation of different MOSFETs:

Table 25 Recommended external gate resistor value

Parameter	Symbol	Value	Unit
MOSFET gate capacitance	C_g	1.0 to 2.0	nF
MOSFET gate source current	I_{gs}	100	mA
MOSFET gate source resistance	R_{gs}	10	$k\Omega$
Recommended external gate resistor	R_g	5 to 20	$15\text{ to }25\ \Omega$

2.5.4 Flyback primary snubber

When the flyback power MOSFET is turned off, there is a high voltage spike across the MOSFET drain-source due to the transformer leakage inductance L_{LK_FB} and the C_{oss} of the MOSFET. This excessive voltage may lead to an avalanche breakdown and damage the MOSFET. Therefore, it is necessary to use an additional RCD snubber network to clamp the voltage spike in order to protect the power MOSFET.




Figure 20 MOSFET drain-source voltage and snubber capacitor voltage

The RCD snubber network limits the high voltage spike, turning on the snubber diode once the MOSFET drain voltage exceeds a certain voltage limit and absorbing the current in the leakage inductance. The voltage overshoot V_{os} limited by the RCD snubber is related to the power dissipation in the clamping network. Setting the voltage overshoot too low can lead to high power dissipation in the clamping circuit and thus low system power efficiency. For a reasonable clamping circuit design, voltage overshoot V_{os} is typically 1~2 times the reflected output voltage.

It is typical to have a margin of 10~20 percent of the breakdown voltage for maximum MOSFET voltage stress. The maximum voltage stress of the MOSFET is given as:

$$V_{DS_stress_FB} = V_{bus_OVP1} + V_{R_max} + V_{os} < 0.9 * V_{BR_DSS_FB}$$

So the voltage overshoot is:

$$V_{os} < 0.9 * V_{BR_DSS_FB} - V_{bus_OVP1} - V_{R_max}$$

The peak current of the clamping network is:

$$I_{pk_sn_FB} = \sqrt{I_{p_pk}^2 - \frac{C_{oss} * V_{os}^2}{L_{LK_FB}}}$$

The leakage inductance measured with an LCR meter tends to be larger than the actual effective leakage inductance. Moreover, the effective output capacitance of the MOSFET is difficult to measure. The best way to obtain these parameters correctly is to use the drain voltage waveform. Since L_{LK_FB} can be measured with an LCR meter, thus C_{oss} can be calculated from the measured resonant period T_{SN_FB} (as shown in the [Figure 20](#)) as follows:

$$C_{oss} = \frac{T_{SN_FB}^2}{2\pi * L_{LK_FB}}$$

The power dissipation in the clamping circuit is obtained as:

Hardware design

$$P_{loss_sn_FB} = \frac{1}{2} * f_{sw_FB} * L_{leak_FB} * I_{pk_sn_FB}^2 * \frac{V_R + V_{OS_FB}}{V_{OS_FB}}$$

Then the clamping circuit resistor is calculated as:

$$R_{sn_FB} = \frac{(V_R + V_{OS})^2}{P_{loss_sn_FB}}$$

In order to reduce the power stress of the snubber resistor, it is recommended to separate the resistor to two parallel connected resistors. The actual drain voltage can be lower than the design due to the loss of stray resistance of inductor and capacitor. The resistor value can be adjusted after the power supply is actually built. The voltage rating of the snubber diode should be higher than the MOSFET drain-source breakdown voltage. It is strongly recommended to use an ultra-fast diode with 1 A current rating for the snubber network. A normal diode with longer reverse recovery time could have an unexpected effect on the voltage waveform of the auxiliary winding so that the primary-side voltage measurement is wrong. To allow less than 40 V ripple on the clamping capacitor voltage, the clamping capacitor should be calculated as:

$$C_{sn_FB} \geq \frac{V_R + V_{OS_FB}}{\Delta V_{sn} * R_{sn_FB} * f_{sw_FB}}$$

2.5.5 Flyback secondary rectifier diode

The rectifier diode at the secondary side is selected mainly according to the voltage and current ratings. Because the flyback converter works either in QRM or DCM mode, there is no reverse recovery requirement for the diode and an ultra-fast one is not necessary. The maximum reverse voltage of the diode is given as:

$$V_{RRM_D_sec} \geq 1.25 * \left(\frac{V_{bus_OVP2}}{n} + V_{out_OV} \right) = 235 \text{ V}$$

The maximum average forward current of the rectifier diode is given as:

$$I_{F_D_sec} \geq 1.5 * I_{s_RMS_max} = 3.1 \text{ A}$$

The forward voltage of the rectifier diode is directly related to the power efficiency. So the forward voltage should be chosen to be as small as possible. With an assumption of the forward voltage of 1 V, the maximum conduction loss of the diode is calculated as:

$$P_{loss_D_sec} = I_{out_max} * V_{F_D_sec} = 1.5 \text{ W}$$

The important parameters for the secondary rectifier diode used in the 100 W driver reference design are summarized in Table 26.

Table 26 Flyback secondary rectifier diode design parameters

Parameter	Symbol	Value	Unit
Maximum reverse voltage	$V_{RRM_D_sec}$	300	V
Average rectified forward current	$I_{F_D_sec}$	2×10	A
Forward voltage	$V_{F_D_sec}$	0.9	V

2.5.6 Flyback secondary snubber

When the primary-side MOSFET is turned on, severe voltage oscillation occurs across the secondary-side diode, as shown in **Figure 21**. This is caused by the oscillation between the diode parasitic capacitance $C_{D_sec_FB}$ and the transformer secondary-side leakage inductance $L_{leak_sec_FB}$. To reduce the oscillation, an RC snubber is typically used, as shown in the following figure:




Figure 21 Secondary rectifier diode voltage waveform

The secondary-side leakage inductance and the diode parasitic capacitance are difficult to measure with an LCR meter. The best way is to use a test capacitor across the diode. First, measure the natural resonance period $T_{res_D_sec}$ without connecting anything to the diode. Then, add a test capacitor across the diode C_{test} such that the test resonance period $T_{res_D_sec_test}$ becomes about twice its original value, and measure the test resonance period. With the measured $T_{res_D_sec}$, $T_{res_D_sec_test}$, and C_{test} , the resonance parameters can be calculated as:

$$C_{D_sec_FB} = \frac{C_{test}}{\left(\frac{T_{res_D_sec_test}}{T_{res_D_sec}}\right)^2 - 1}$$

$$L_{leak_sec_FB} = \left(\frac{T_{res_D_sec}}{2\pi}\right)^2 * \frac{1}{C_{D_sec_FB}}$$

Then the snubber circuit parameters can be calculated as follows:

$$R_{sn_D_sec} = \sqrt{\frac{L_{leak_sec_FB}}{C_{D_sec_FB}}}$$

$$C_{sn_D_sec} = 2.5 * C_{D_sec_FB}$$

If the voltage rating of the secondary rectifier diode is chosen to be high enough to provide enough margin, then the snubber circuit can be saved for better power efficiency.

2.5.7 Flyback secondary output capacitor

Output capacitance will need to be selected carefully in order to meet the LED ripple current. It represents a trade-off between LED ripple current and Bill of Materials (BOM) cost that the designer has to meet. In addition, the capacitor has to be able to handle the ripple current through it. As a rule of thumb, the total output capacitors should be able to handle at least 2.5 times the maximum LED DC current at maximum temperature.

The ripple current of the output capacitor is obtained as:

$$\Delta I_{out_cap} = \sqrt{I_{s_RMS}^2 - I_{out}^2}$$

The ripple current should be smaller than the ripple current specification of the capacitor. The voltage ripple on the output is given by:

$$\Delta V_{out} = \frac{I_{out} * D_{max}}{C_{out} * f_{sw_FB}} + \frac{I_{p_pk_FB} * V_R * R_{C_{out}}}{V_{out} + V_{F_D_sec}}$$

Where R_c is the ESR of the output capacitor.

Sometimes it is impossible to meet the ripple specification with a single output capacitor due to the high ESR of the electrolytic capacitor. Then, additional LC filter stages (post filter) can be used. When using the post filters, be careful not to place the corner frequency too low. Too low a corner frequency may make the system unstable or limit the control bandwidth. It is typical to set the corner frequency of the post filter at around 1/10~1/5 of the switching frequency.

2.5.8 Flyback ZCD divider

The XDPL8221 digital controller provides primary-side flyback converter control of output current and output voltage. No external feedback components are necessary for the current control, as the primary-side regulation control loop is fully integrated. This primary-side control feature is realized through the ZCD pin of the XDPL8221, which has three functions:




Figure 22 Flyback ZCD divider

- Output voltage measurement:

The output voltage is determined by measuring the reflected output voltage on the auxiliary winding of the flyback transformer. A resistor divider adapts the voltage to the operating range of the ZCD pin. The voltage measured at the ZCD pin is calculated as follows:

$$V_{ZCD} = (V_{out} - V_{F_D_sec}) * \frac{N_{p_ZCD}}{N_s} * \frac{R_{ZCDL_FB}}{R_{ZCDH_FB} + R_{ZCDL_FB}}$$

The measurement range of the ZCD pin is from 0 V to 2.66 V. To ensure that the maximum bus voltage and output voltage can be measured at the pin, the following relation must be fulfilled:

$$R_{ZCDH_FB} > \frac{V_{bus_OVP1} * \frac{N_{p_ZCD}}{N_p} - V_{ZCD_clamp} * \frac{V_{out_OV}}{V_{ZCD_max}} * \frac{N_{p_ZCD}}{N_s}}{I_{ZCD_clamp_max}} = 30 \text{ k}\Omega$$

Where:

- V_{bus_OVP1} is the bus over-voltage protection level 1 threshold

Hardware design

- V_{out_OV} is the output over-voltage threshold
- $V_{ZCD_clamp} = 0.2$ V (refer to the XDPL8221 datasheet)
- $V_{ZCD_max} = 2.66$ V is the upper measurement range (refer to the XDPL8221 datasheet)
- $I_{ZCD_clamp_max} = 3.2$ mA (refer to the XDPL8221 datasheet)

In the 100 W driver reference design, $R_{ZCDH_FB} = 68$ k Ω is selected to have enough margin and low enough power loss for a better standby power consumption. Then the lower resistor of the divider should fulfill the following relation:

$$R_{ZCDL_FB} < \frac{R_{ZCDH_FB} * V_{ZCD_max}}{V_{out_OV} * \frac{N_p_ZCD}{N_s} - V_{ZCD_max}} = 4.7 \text{ k}\Omega$$

$R_{ZCDL_FB} = 3.9$ k Ω is selected. To ensure output voltage measurement accuracy, it is strongly recommended that both resistors should have inaccuracy of 1% or less.

Attention: *Please note that the demagnetizing time has to be longer than 2.0 μ s to ensure that the reflected output voltage can be sensed correctly at the ZCD pin.*

- Bus voltage measurement:

As described above, the bus voltage is monitored when the flyback MOSFET is turned on. The resistor divider adapts the negative voltage to the operating range of the ZCD pin. This second measurement path is required to protect against component failures in the VS measurement path (open-loop protection for the PFC stage).

- ZCD:

Zero-crossing detection is to catch the moment when the transformer is completely demagnetized and the secondary current decreases to zero. This is necessary for QRM and DCM. Meanwhile, it is used to realize valley switching, which reduces the switching loss of the flyback MOSFET.

In order to filter the noise spike at the ZCD pin so that there is no unwanted switching cycle triggered, it is recommended to use a 100 pF ceramic capacitor directly near the pin. As the capacitance of such ceramic capacitors varies with temperature, a C0G/NP0 ceramic capacitor is more suitable.

Note: *The filter capacitor at the ZCD pin is not used to delay the MOSFET turning on to realize the valley switching. This is done internally in the XDPL8221.*

The important parameters for designing the zero-crossing divider are summarized in Table 27.

Table 27 ZCD divider design parameters

Parameter	Symbol	Value	Unit
ZCD pin voltage measurement range	V_{ZCD}	0~2.66	V
Upper resistor of the ZCD divider	R_{ZCDH_FB}	68	k Ω
Lower resistor of the ZCD divider	R_{ZCDL_FB}	3.9	k Ω
Filter capacitor at the ZCD pin	C_{ZCD}	100	pF

2.5.9 Flyback CS resistor

As the flyback converter operates in the peak current control mode, the power is transferred from the primary to the secondary side with cycle-by-cycle current limitation. This peak current control mode compensates the bus voltage ripple automatically, which contributes to the minimization of the secondary current output variation.

Hardware design

The primary peak current is determined by sensing the voltage V_{CS} at the CS pin, which is connected via an RC filter to the CS shunt resistor. The output current I_{out} will then be calculated based on the output diode conduction time and the switching period.

The recommended operating voltage range at the CS pin is 0 V to slightly lower than 1.08 V. According to the calculated maximum primary peak current calculated in the previous chapter, the shunt resistor must follow:

$$R_{CS_FB} < \frac{1.08}{I_{p_pk_max_FB}} = 0.46 \Omega$$

For a lower power consumption, $R_{CS_FB} = 0.33 \Omega$ is selected. To reduce the power stress of the shunt resistor, three parallel connected resistors of 1Ω are used. For control accuracy, resistors with intolerance of less than 1 percent must be used. The power dissipation of each resistor is then calculated as:

$$P_{loss_CS_FB} = \frac{1}{2} * I_{p_RMS}^2 * R_{CS_FB}$$

In order to filter the voltage spike so that the peak current control is not wrongly triggered, there is a leading-edge blanking time built into the controller. An external filter is also recommended. In the 100 W driver design, an RC filter is used with $R_{flt_CS_FB} = 470 \Omega$ and $C_{flt_CS_FB} = 330 \text{ pF}$. The capacitor should be placed close to the CS pin.

The important parameters for designing the CS resistor are summarized in Table 28.

Table 28 Flyback converter CS design parameters

Parameter	Symbol	Value	Unit
Flyback CS pin voltage measurement range	V_{CS_FB}	0 to 1.2	V
Flyback CS shunt resistor	R_{CS_FB}	$1 \parallel 1 \parallel 1 = 0.33$	Ω
Flyback CS filter resistor	$R_{flt_CS_FB}$	470	Ω
Flyback CS filter capacitor	$C_{flt_CS_FB}$	330	pF

2.5.10 Flyback operating window

The XDPL8221 includes three different control schemes for a Constant Current (CC), Constant Voltage (CV) or Limited Power (LP) output. Different use cases require the controller to operate according to different operation schemes:

- In the case of typical LED strings, the forward voltage of the LED string determines the output voltage of the driver. The XDPL8221 operates in CC and drives a constant output current I_{out_full} to the load. The forward voltage of the connected LED string has to be below a configurable maximum value V_{out_set} .
- In the case of LED loads including a power stage (e.g. Infineon BCR linear regulators or Infineon DC-DC buck ILD2111, ILD6150, ILD1151), the XDPL8221 operates in CV, ensuring a constant voltage V_{out_set} to the load. The total output current drawn by the load has to be below a configurable maximum value I_{out_full} .
- In the case of a high output current set-point I_{out_full} and an overly long LED string that exceeds the configurable power limit P_{out_set} , the XDPL8221 operates in LP to ensure that the power limit of the driver is not exceeded. The controller reduces the output current automatically, ensuring light output without any interruption even for overly long LED strings. The forward voltage of the connected LED string has to be below a configurable maximum value V_{out_set} .

For every update of the control loop, the control scheme is selected on the basis of the current operation conditions (output voltage V_{out} and output current I_{out}) and their distance to the three limiting set-points (V_{out_set} , P_{out_set} and I_{out_full}):

Hardware design

- For CC schemes, the internal reference current I_{out_full} is weighted according to thermal management and a dimming curve to yield I_{out_set} . The calculated output current I_{out} is compared with the weighted reference current I_{out_set} to generate an error signal for the output current.
- For CV schemes, the sensed output voltage V_{out} at the ZCD pin is compared to a reference voltage V_{out_set} to generate an error signal for the output voltage.
- For LP schemes, the output current is limited to a maximum of $I_{out_set} = P_{out_set}/V_{out}$.

Out of these three schemes, for each step the most critical error is selected (see Figure 19):

- If any set-point is exceeded, the largest error for power decrease is selected to bring the controller back to the desired operating point as quickly as possible.
- If the current operating conditions are below all three set-points, the smallest error for power increase is selected to avoid overshooting any set-point.

The selected error signal is fed into a compensator to control the gate driver switching parameters (i.e. duty-cycle and frequency) for the power MOSFET of the flyback converter.

In dimming cases, the output current set-point I_{out_set} is located between I_{out_min} and I_{out_full} and varies according to the sensed PWM duty cycle D_{DIM} . Dimming can be visualized by moving the vertical line for the output current set-point in Figure 23 from right to left.

Note: *An operation in LP mode can cause dimmer dead-travel until the controller enters CC mode.*




Figure 23 Flyback operating window

Attention: One or more of the output control schemes can be deactivated by configuration of the set-points. Some examples are given below:

- The LP scheme is not active for P_{out_set} is more than $V_{out_set} * I_{out_full}$. For such a configuration, the controller will only select between a CC and CV scheme.
- The CV scheme is not active for $V_{out_set} = V_{out_OV}$ as the output over-voltage protection will be triggered.
- The CC scheme is not active for $I_{out_full} = I_{out_OC}$ as the output over-current protection will be triggered.


The important parameters to set up the flyback converter output are summarized in Table 29.

Table 29 Flyback converter operating window design parameters

Parameter	Symbol	Value	Unit
Flyback non-dimmed output current	I_{out_full}	2500	mA
Flyback output voltage set-point	V_{out_set}	50	V
Flyback output power limitation set-point	P_{out_set}	100	W

2.5.11 Flyback multi-mode control

The control loop of the XDPL8221 uses three different switching modes as shown in **Figure 24**. QRM1 is optimized for high efficiency at heavy loads while DCM and ABM are used in light-load and dim-to-off conditions.

**Figure 24 Flyback multi-mode control**

- QRM1: This mode maximizes the efficiency by switching on the first valley of the ZCD signal. This ensures ZCS with a minimum of switching losses. The power is controlled by regulating the primary peak current as given in the following formula:

$$P_o = \frac{1}{2} * L_{p_FB} * I_{p_pk}^2 * f_{sw_FB}$$

With:

$$I_{p_pk} = \frac{V_{CS_OCP1}}{R_{CS_FB}}$$

$$f_{sw_FB} = \frac{1}{\frac{L_{p_FB} * V_{CS_OCP1}}{R_{CS_FB} * V_{bus}} * \left(1 + \frac{N_s}{N_p} * \frac{V_{bus}}{V_{out}}\right) + 0.5 * T_{osc_FB}}$$

- DCM: This mode is used if the peak current limit reaches its minimum value $V_{CS_min_FB}$. To allow lower output power, the controller decreases the switching frequency f_{sw_FB} . Valley switching in the DCM is not guaranteed. The output power is calculated as follows:

$$P_o = \frac{1}{2} * L_{p_FB} * I_{p_pk_min}^2 * f_{sw_FB}$$

With:

$$I_{p_pk_min} = \frac{V_{CS_OCP1_min}}{R_{CS_FB}}$$

- ABM: This mode is used if V_{CS_OCP1} cannot be reduced and the switching frequency f_{sw_FB} cannot be decreased any further. To reduce power transfer, the controller will enter Active Burst Mode (ABM). The output power is calculated as follows:

Hardware design

$$P_o = \frac{1}{2} * L_{p_FB} * I_{p_pk_min}^2 * N_{ABM_FB} * f_{burst_FB}$$

The minimum primary peak current $I_{p_pk_min}$ is restricted by the minimum demagnetization time t_{demag_min} :

$$I_{p_pk_min} = t_{demag_min} * \frac{N_p}{N_s} * \frac{V_{out_OV}}{L_{p_FB}} = 0.34 \text{ A}$$

Note: For the CV control scheme without output current regulation, t_{demag_min} could be set smaller.

And the mode change from QRM1 to DCM happens if the CS pin voltage:

$$V_{CS_min_FB} \leq I_{p_pk_min} * R_{CS_FB} = 0.11 \text{ V}$$

The minimum power in the DCM is limited by the transformer primary inductance L_{p_FB} , the minimum switching frequency $f_{sw_min_FB}$ and the minimum primary peak current $I_{p_pk_min}$:

$$P_{o_min} = \frac{1}{2} * L_{p_FB} * I_{p_pk_min}^2 * f_{sw_min_FB} = 0.92 \text{ W}$$

The minimum power in the ABM is limited by the transformer primary inductance L_{p_FB} , the minimum primary peak current $I_{p_pk_min}$, the pulse number N_{ABM_FB} and the burst frequency f_{burst_FB} :

$$P_{o_min} = \frac{1}{2} * L_{p_FB} * I_{p_pk_min}^2 * \frac{N_{ABM_FB}}{t_{burst_FB}} = 57.8 \text{ mW}$$

The important parameters to set up the flyback converter multi-mode control scheme are summarized in Table 30.

Table 30 Flyback converter multi-mode set-up design parameters

Parameter	Symbol	Value	Unit
Flyback minimum primary peak current	$I_{p_pk_min}$	0.15	A
Minimum demagnetization time	t_{demag_min}	2	μs
Flyback minimum CS voltage for the QR1 and DCM mode change	$V_{CS_min_FB}$	0.11	V
Flyback minimum output power in the DCM	$P_{o_min_DCM}$	0.92	W
Flyback minimum output power in the ABM	$P_{o_min_ABM}$	57.8	mW
Number of pulses in ABM	N_{ABM_FB}	5	–
Burst frequency in ABM	f_{burst_FB}	200	Hz

Note: If the load drops below the minimum load of P_{o_min} , the output voltage will rise up to the output over-voltage threshold V_{out_OV} and trigger the protection. An auto-restart can be used to keep the output voltage close to V_{out_OV} until the load increases again.

2.5.12 Flyback start-up control

After the bus voltage reaches the threshold $V_{bus_start_FB}$ for the flyback converter to start up, the XDPL8221 controller initiates a soft-start for the flyback converter to minimize the switching stress for the flyback power MOSFET and secondary rectifier diode.

As shown in **Figure 25**, after the start-up check, the flyback converter starts with switching frequency $f_{sw_start_FB}$ and the cycle-by-cycle current limit is increased in steps of V_{CS_step} with a configurable duration $t_{softstart}$ for each

Hardware design

step. After the final limit level $V_{CS_max_start_FB}$ has been reached, the output will be charged until the minimum output voltage V_{out_start} has been reached. At this condition, CCM as well as the output under-voltage protections are activated and the control loop takes over. The starting point for the control loop is to operate in ABM at the lowest number of pulses, lowest switching frequency and lowest primary peak current. These switching parameters avoid an overshoot of output current for an LED string with low forward voltage when dimmed down to a low output current.




Figure 25 Flyback start-up control

- For CC schemes with LED strings at output: after the soft-start is finished, the XDPL8221 control loop should take over with ABM and a very lower power transfer. The parameter ABM_{init} should be set in CC and this prevents an incorrect output current before the PWM dimming level is detected. V_{out_start} should be set lower than the V_{out_min} .
- For CV schemes with a DC-DC buck converter at output: V_{out_start} should be set close to V_{out_set} so that the soft-start phase is extended to provide enough power for the buck converter power consumption. When the control loop take-over after V_{out_start} is reached, proper power transfer is required so that there is no output voltage falling back (too little power transfer) and no output voltage over-shoot (too much power transfer). The parameter ABM_{init} should be set in CV.

The important parameters to set up the flyback converter start-up control are summarized in Table 31.

Table 31 Flyback converter multi-mode set-up design parameters

Parameter	Symbol	Value	Unit
Bus voltage threshold for the flyback stage start-up	$V_{bus_start_FB}$	460	V
Flyback soft-start switching frequency	$f_{sw_start_FB}$	20	kHz
Flyback soft-start peak current limit changing step	V_{CS_step}	0.11	V
Flyback peak current limit threshold to end the soft-start phase and enter output charging phase	$V_{CS_max_start_FB}$	0.6	V
Flyback soft-start time duration of each step	$t_{softstart}$	0.5	ms
Flyback minimum output voltage for CC regulation	V_{out_min}	16	V

Parameter	Symbol	Value	Unit
Flyback output voltage threshold for control loop to take over the regulation (for CC regulation with $V_{out_min} = 16$ V)	V_{out_start}	12.5	V
ABM initialization optimization selection	ABM_{init}	CC (default)	-

2.5.13 Flyback protection features

Protections ensure the operation of the controller under restricted conditions. Protections are triggered if fault conditions are present for longer than the blanking time configured for each protection. The controller will react to a triggered protection as configured. Table 32 defines which protections are enabled or disabled with respect to the state of the stages described in the last chapter.

Table 32 Flyback protection states

Protection	Stopped	Start-up	Regulation
Flyback primary over-current level 2 protection	Disabled	Enabled	Enabled
Flyback output under-voltage protection at start-up	Disabled	Enabled	Disabled
Flyback output under-voltage protection during operation	Disabled	Disabled	Enabled
Flyback output over-voltage protection	Disabled	Enabled	Enabled
Flyback output over-current protection	Disabled	Enabled	Enabled
Flyback output over-power protection	Disabled	Enabled	Enabled
Flyback CCM protection	Disabled	Disabled	Enabled
Flyback soft-start failure	Disabled	Enabled	Disabled
Flyback CSFB pin short to GND failure	Enabled	Disabled	Enabled
Flyback bus voltage plausibility check failure	Disabled	Enabled	Enabled
Flyback missing data failure	Disabled	Disabled	Enabled

2.5.13.1 Flyback primary over-current protection

The primary-side over-current protection implemented in hardware covers fault conditions like a short in the transformer primary winding or an open CS pin. The primary-side current is compared to a configurable over-current protection threshold V_{CS_OCP2} . If the threshold is exceeded for longer than the blanking time $t_{blank_OCP2_FB}$, the protection will be triggered. The flyback gate driver will be disabled at once by hardware and the PFC stage is disabled too by the firmware. After that, the XDPL8221 will enter auto-restart mode.

The important design parameters for primary over-current protection are summarized in Table 33.

Table 33 Flyback primary over-current protection design parameters

Parameter	Symbol	Value	Unit	Configurable
Flyback OCP level 2 threshold	V_{CS_OCP2}	1.6	V	No
Blanking time for flyback OCP2	$t_{blank_OCP2_FB}$	250	ns	No
Reaction for flyback OCP2	-	Auto-restart	-	Yes

2.5.13.2 Flyback output under-voltage protection

In the case of a short in the output, the output voltage may drop to a very low level. Detection of the under-voltage of the output is realized by measurement using the ZCD pin. The output voltage is compared to a configurable under-voltage protection threshold V_{out_UV} . If the threshold is exceeded for longer than the blanking time $t_{blank_out_UV}$, the protection will be triggered. Both PFC and flyback stages are disabled and the XDPL8221 will enter auto-restart mode.

Output under-voltage protection is disabled during start-up. The start-up threshold V_{out_start} must be configured to be higher than the under-voltage threshold to allow undershoots. This occurs especially for resistive loads.

The important design parameters for output under-voltage protection are summarized in Table 34.

Table 34 Flyback output under-voltage protection design parameters

Parameter	Symbol	Value	Unit	Configurable
Flyback under-voltage protection threshold	V_{out_UV}	8	V	Yes
Blanking time for output under-voltage protection	$t_{blank_out_UV}$	1	ms	Yes
Reaction for output under-voltage protection	-	Auto-restart	-	Yes

2.5.13.3 Flyback output over-voltage protection

In case of an open output, the output voltage may rise to a high level. The over-voltage detection of the output is provided by measurement at the ZCD pin. The output voltage is compared to a configurable over-voltage protection threshold V_{out_OV} . If the threshold is exceeded for longer than the blanking time $t_{blank_out_OV}$, the protection will be triggered. Both PFC and flyback stages are disabled and XDPL8221 will enter auto-restart mode.

Note: *The blanking time $t_{blank_out_OV}$ should be set to the minimum value to minimize overshoots of the output voltage above the protection threshold.*

Note: *This protection is usually triggered if the output is open or the output load drops below the minimum load P_{min} .*

The important design parameters for output over-voltage protection are summarized in Table 35.

Table 35 Flyback output over-voltage protection design parameters

Parameter	Symbol	Value	Unit	Configurable
Flyback over-voltage protection threshold	V_{out_OV}	53	V	Yes
Blanking time for output over-voltage protection	$t_{blank_out_OV}$	0.2	ms	Yes
Reaction for output over-voltage protection	-	Auto-restart	-	Yes

In addition to the output over-voltage provided by the XDPL8221 from the primary side, there are two other analog hardware protection features necessary against the output over-voltage:

- To protect the secondary output capacitors, a zener diode with a current limitation resistor will clamp the output voltage under the voltage rating of the output capacitor.
- An active bleeder at the secondary side will discharge the output capacitor continuously if the flyback converter is in auto-restart or latch mode.

2.5.13.4 Flyback output over-current protection

Over-current detection in the output current is provided on the basis of the calculated output current. The calculated output current is compared to a configurable overcurrent protection threshold I_{out_OC} . If the threshold is exceeded for longer than the blanking time $t_{blank_out_OC}$, the protection will be triggered. Both PFC and flyback stages are disabled and the XDPL8221 will enter auto-restart mode.

Table 36 Flyback output over-current protection design parameters

Parameter	Symbol	Value	Unit	Configurable
Flyback over-current protection threshold	I_{out_OC}	2750	mA	Yes
Blanking time for output over-voltage protection	$t_{blank_out_OC}$	1	ms	Yes
Reaction for output over-voltage protection	–	Auto-restart	–	Yes

2.5.13.5 Flyback output over-power protection

Over-power detection of the output power is provided on the basis of the calculated output power. The calculated output power is compared to a configurable over-power protection threshold P_{out_OP} . If the threshold is exceeded for longer than the blanking time $t_{blank_out_OP}$, the protection will be triggered. Both PFC and flyback stages are disabled and the XDPL8221 will enter auto-restart mode.

Table 37 Flyback output over-current protection design parameters

Parameter	Symbol	Value	Unit	Configurable
Flyback over-current protection threshold	P_{out_OP}	105	W	Yes
Blanking time for output over-voltage protection	$t_{blank_out_OP}$	1	ms	Yes
Reaction for output over-voltage protection	–	Auto-restart	–	Yes

2.5.13.6 Flyback CCM protection

CCM operation occurs when the magnetizing current does not decrease to zero before the next switching cycle starts. This usually happens in the soft-start phase or when the output voltage is shorted. However, when the output is over-loaded or the bus voltage is too low, the inductor peak current will be very high and the demagnetizing of the flyback transformer also cannot be operated completely. In the soft-start phase, CCM operation is allowed for a limited time, but in other conditions, the XDPL8221 must enter the protection mode.

CCM operation is monitored at the flyback ZCD pin. When the ZCD signal does not come until the maximum switching period time-out happens, it will be treated as a CCM cycle. If CCM operation happens beyond the blanking time $t_{blank_CCM_FB}$, both PFC and flyback stages are disabled and the XDPL8221 will enter auto-restart mode.

The important design parameters for flyback CCM protection are summarized in Table 38.

Table 38 Flyback CCM protection design parameters

Parameter	Symbol	Value	Unit	Configurable
Blanking time for flyback CCM operation	$t_{blank_CCM_FB}$	1	ms	Yes
Reaction flyback CCM protection	–	Auto-restart	–	Yes

2.5.13.7 Soft-start failure

When the bus voltage is very low or the output is over-loaded/shorted, the start-up time of the flyback converter is very long. In both cases, the protection is triggered and the XDPL8221 will enter auto-restart mode. The flyback soft-start time is monitored from the moment that the bus voltage reaches the threshold to start the flyback converter until the secondary output voltage reaches the threshold V_{out_start} . If this time exceeds the defined maximum allowed flyback soft-start time $t_{start_max_FB}$, protection will be triggered. Both the PFC and flyback stages are disabled and the XDPL8221 will enter auto-restart mode.

The important design parameters for flyback soft-start failure are summarized in Table 39.

Table 39 Flyback soft-start failure design parameters

Parameter	Symbol	Value	Unit	Configurable
Voltage threshold for flyback soft-start end	V_{out_start}	12.5	V	Yes
Maximum allowed flyback soft-start time	$t_{start_max_FB}$	30	ms	Yes
Reaction flyback soft-start failure	–	Auto-restart	–	Yes

2.5.13.8 Other flyback protections

The XDPL8221 includes additional protections to ensure the integrity and correct flow of the firmware.

- A hardware weak pull-up protects against an open CSFB pin. The CSFB OCP2 will be triggered for an open CSFB pin.
- A firmware watchdog protects against the CSFB pin becoming shorted to GND. The protection triggers if the sampled CSFB voltage is less than 97.6 mV for longer than the blanking time of $t_{softstart}$.
- A firmware plausibility check ensures that both bus voltage measurements using the ZCD and VS pins are consistent.
- A firmware watchdog supervises correct data handling of the flyback.

2.6 Design the power supply for XDPL8221

The power supply for the XDPL8221 controller is provided by the capacitors connected to the V_{CC} pin. It is strongly recommended to use both an electrolytic capacitor and a ceramic capacitor parallel connected as V_{CC} capacitors. Due to its high capacitance, the electrolytic capacitor is suitable as a charge store but has a bad AC coupling behavior. The ceramic capacitor, on the other hand, has an excellent AC decoupling effect but has a capacitance derating strongly dependent on voltage and temperature. There are three different ways to charge the V_{CC} capacitors for power supply of the XDPL8221:

- Start-up cell

At every cold start, after the AC or DC is applied at input, the V_{CC} capacitors are charged by the start-up cell before the V_{CC} reaches the on-threshold. The start-up cell is connected through the HV pin to the rectified AC or DC input. After the the XDPL8221 is active, the start-up cell is switched off. The charging current is dependent on the RMS value of the input voltage. Using AC input as an example, the maximum charge current through the start-up cell happens at maximum AC input:

$$I_{HV_max} = \frac{\sqrt{2} * V_{in_max_rms}}{R_{HV}} = 6.52 \text{ mA}$$

Hardware design

And the minimum charge current through the start-up cell happens at minimum AC input:

$$I_{HV_min} = \frac{\sqrt{2} * V_{in_min_rms}}{R_{HV}} = 2.83 \text{ mA}$$

- PFC auxiliary winding

When the XDPL8221 is active, the start-up cell will be switched off. After the input AC/DC detection, the XDPL8221 will start the PFC boost converter. The V_{CC} capacitors can then be charged by the PFC auxiliary winding. Due to the slowly increased voltage difference across the PFC boost inductor in the start-up phase, the charging current is very limited at the beginning. It is recommended to use a charge pump together with a linear regulator for the power supply. The linear regulator ensures that the V_{CC} is under the over-voltage threshold and the zener diode can be selected so that later, when the flyback converter is active, the PFC auxiliary winding power supply can be disabled.

It is recommended to design the charge pump using the PFC auxiliary winding as strong enough. This is because in the flyback soft-start phase or under very light-load condition, the energy coming from the flyback auxiliary winding is very limited. The bus voltage in those cases will be over set-point and thus in the DCM, which leads to a very short on-time. To ensure that the voltage of V_{CC} capacitors does not fall below the off-threshold, the on-time of the PFC in the DCM should be chosen correctly.

If an average IC power consumption of 8 mA is assumed and the V_{CC} must remain higher than the off-threshold for 15 ms without any power supply due to the PFC input check, the V_{CC} capacitors must fulfill the following requirement:

$$C_{V_{CC}} > \frac{I_{IC_avg_startup}}{V_{V_{CC_on_min}} - V_{V_{CC_off}}} * 15 \text{ ms} = 9.2 \mu\text{F}$$

- Flyback auxiliary winding

After the bus voltage is boosted to the threshold to start the flyback converter, the charging of the V_{CC} capacitors should be taken over by the flyback auxiliary winding. But as the flyback stage starts with the soft-start phase and the power transfer is low before the PWM dimming level is detected, it is strongly recommended to design sufficient power supply from the PFC charge pump so that the V_{CC} won't drop below the UVLO level. In case of deep dimming condition, bleeders for the bus voltage or at the secondary output could help to hold the V_{CC} power supply. The flyback auxiliary winding can be designed either in forward mode or in flyback mode.

Table 40 Design considerations for the V_{CC} power supply using flyback auxiliary winding

	Forward mode	Flyback mode
Description	V_{CC} capacitors are charged when the primary MOSFET turns on.	V_{CC} capacitors are charged when the primary MOSFET turns off and secondary output capacitors are charged.
Advantages	<ul style="list-style-type: none"> • The winding voltage is only dependent on fixed bus voltage and is thus almost constant. No V_{CC} regulator is required. • The energy transferred in forward mode does not influence the accuracy of flyback primary-side regulation. 	<ul style="list-style-type: none"> • In the dim-to-off condition, the flyback mode auxiliary winding can be used as a bleeder, which takes over part of the unwanted energy transferred to the secondary output.
Disadvantages	<ul style="list-style-type: none"> • In the dim-to-off condition, the forward mode auxiliary winding cannot be used 	<ul style="list-style-type: none"> • The winding voltage changes according to the forward voltage of the LED, which

	Forward mode	Flyback mode
	as a bleeder, which takes over part of the unwanted energy transferred to the secondary output.	<p>varies due to the different connected LED type or in dimming condition. Therefore a V_{CC} regulator is required.</p> <ul style="list-style-type: none"> The energy transfer to V_{CC} capacitors in flyback mode influences the accuracy of the flyback primary-side regulation.

With the winding turns ratio $N_p/N_{p_aux_FWD}$ of 32:1 and the voltage drop 1 V of the rectifier diode, the V_{CC} voltage is around 15 V. The zener diode of the linear regulator for the PFC auxiliary winding power supply should be selected as 12 V so that the PFC power supply is disabled after the flyback converter is active.

In the 100 W driver reference design, there are two V_{CC} capacitors of 15.1 μ F all together, connected parallel directly to the V_{CC} pin: one electrolytic capacitor of 15 μ F and one ceramic capacitor of 100 nF. The ceramic capacitor should be placed close to the V_{CC} pin. At start-up, the maximum time to charge these capacitors to the V_{CC} on-threshold is:

$$t_{HV_charge} = C_{V_{CC}} * \frac{V_{V_{CC_on_max}}}{I_{HV_min}} = 117 \text{ ms}$$

With a start-up time 50 ms of PFC and 30 ms start-up time for flyback, the time-to-light can be controlled within 250 ms as follows:

$$time_{to_light} = t_{HV_charge} + t_{startup_{PFC}} + t_{startup_{FB}} = 197 \text{ ms}$$

The important parameters for designing the power supply for the XDPL8221 are summarized in Table 41.

Table 41 Power supply for XDPL8221 design parameters

Parameter	Symbol	Value	Unit
Minimum AC input voltage	$V_{in_AC_min_rms}$	120	Vrms
Maximum AC input voltage	$V_{in_AC_min_rms}$	277	Vrms
Maximum V_{CC} on-threshold	$V_{V_{CC_on_max}}$	22	V
Minimum V_{CC} on-threshold	$V_{V_{CC_on_min}}$	20.5	V
V_{CC} off-threshold	$V_{V_{CC_off}}$	6	V
HV current limitation resistor	R_{HV}	$20 \times 3 = 60$	k Ω
V_{CC} capacitor	$C_{V_{CC}}$	$15 + 0.1 = 15.1$	μ F

2.7 Design the bleeder

The bleeder is used to discharge the output capacitors, which means the following:

- The output capacitors need to be discharged if the LED module is disconnected so that when another one with lower forward voltage is connected it will not get damaged.
- In the case of dim-to-off, the output bleeder helps to keep the output voltage under the LED's forward voltage so that the LED does not light.
- In the case of dim-to-off, the output bleeder works as the load for the flyback instead of the LED so that the secondary auxiliary winding receives power supply for the dimming circuit.

There are two different bleeders that can be used:

- Passive bleeder

Hardware design

Resistors can be used as passive bleeders, which always discharge the output capacitors. This has the disadvantage of lower power efficiency in the light-load and standby modes.

- Active bleeder

There are switches that turn on the passive bleeder conditionally, so it is used as an active bleeder. The passive bleeder only works if necessary, which will lead to better power efficiency in the light-load and standby modes.

In the XDPL8221 reference design, two active bleeders are designed for different purposes:

- Passive weak bleeder

A weak bleeder discharges constantly in the operation. It will generate a small load even in the very light-load condition, which can be very important for the XDPL8221 and the dimming circuit power supply. This bleeder can also be used if customers wish to have a constant output voltage when the output is open. In this case, a stronger passive bleeder is required and higher power consumption is expected.

For designing the XDPL8221 in the constant voltage application or constant current application using UART dimming (without the requirement of a secondary-side dimmer power supply), a weak bleeder is enough.

- Active strong bleeder

A strong bleeder is used in auto-restart mode or the dim-to-off condition. As the power supply for the dimming circuit has to be ensured in the dim-to-off condition, strong bleeder discharges the output so that the LED does not light and flyback also transfers energy for the dimming circuit. The bleeder will be controlled only when the flyback switching stops for a certain time, which reduces the power consumption in the dim-to-off condition.

The active bleeder consists mainly of three parts: charge pump, two MOSFET switches and discharge resistor. As the schematic shows in [Figure 26](#), if the flyback converter is in normal operation, the charge pump will charge the capacitor C106 continuously and the MOSFET Q101 is on and Q100 is off. There is no discharge of the output capacitor. If the flyback converter is in the auto-restart or latch mode, capacitor C106 will be discharged so the MOSFET Q101 is off and Q100 is on. The output capacitor is discharged. The discharge resistors R103 and R104 decide the discharge current and the discharge resistor R105 for capacitor C106 decides how long after the no-switching of the flyback converter the discharge should begin.

The bleeder has a decisive meaning for the system standby power in the dim-to-off as well as output open conditions.

- For CC schemes with LED strings at output: both passive and active bleeders are needed.
- For CV schemes with DC-DC buck converter at output: no bleeder is normally needed.




Figure 26 Active bleeder reference design schematic

2.8 Design the adaptive temperature protection

The XDPL8221 offers two kinds of temperature protections:

- Internal over-temperature protection: it initiates shut-down once the critical temperature level $T_{critical}$ is exceeded. As shown in **Figure 27**, once the internal temperature sensor exceeds $T_{critical}$, the XDPL8221 will trigger internal over-temperature protection. If the controller is configured to react with auto-restart, it will only restart after the temperature drops below T_{start} .




Figure 27 Internal over-temperature protection

- External adaptive temperature protection:

The XDPL8221 provides adaptive temperature protection using external temperature sensors. This feature reduces the output current according to temperature to protect the load and driver against over-temperature. As long as the resistance of the external connected NTC is lower than the temperature threshold $R_{NTC,hot}$, the current is gradually reduced from the maximum current $I_{out,set}$, as shown in **Figure 28**. If the resistance of the NTC is higher than threshold $R_{NTC,hot}$, the output current is gradually increased again. This allows the controller to ensure operation at or below a temperature matching to $R_{NTC,hot}$.

If a reduction down to a minimum current $I_{out,red}$ is not able to compensate for any continued increase in temperature, over-temperature protection is triggered when $T_{critical}$ is exceeded and the XDPL8221 will enter auto-restart mode. After the temperature decreases to the safe level of T_{start} , the system will return to normal operation.




Figure 28 Adaptive temperature protection

Note:

Please note that the internal temperature sensor can only protect external components which have sufficient thermal coupling to the XDPL8221. The external temperature sensor can be used to protect the temperature of external components (e.g. power MOSFETs or LED engine).

Hardware design

If an external NTC resistor is connected at the temp pin, the temperature threshold will be converted correspondingly to the NTC resistor value.

The important parameters for designing the adaptive temperature protection for the XDPL8221 are summarized in Table 42.

Table 42 Adaptive temperature protection design parameters

Parameter	Symbol	Value	Unit
Internal temperature threshold to trigger the internal over-temperature protection	$T_{critical}$	110	°C
Internal temperature threshold to activate the adaptive temperature protection	T_{start}	100	°C
Time step to reduce the output current in the adaptive temperature protection	t_{step}	2	s
Minimum output current level in the adaptive temperature protection	I_{out_red}	200	mA
Current step to reduce the output current in the adaptive temperature protection	I_{out_step}	5	mA
External NTC resistor value threshold to trigger the external over-temperature protection	$R_{NTC_critical}$	1657	Ω
External NTC resistor value threshold to activate the adaptive temperature protection	R_{NTC_hot}	2293	Ω
Reaction internal over-temperature protection	–	Auto-restart	Configurable
Reaction external over-temperature protection	–	Auto-restart	Configurable

2.9 Design the dimming interface

There are two dimming interfaces designed for the the XDPL8221: PWM dimming or UART dimming.

- PWM dimming

The analog output current will be regulated continuously according to the duty cycle of the PWM dimming signal.

For PWM dimming, the PWM pin is used to sense the duty cycle of the applied PWM signal to determine the output current level. The XDPL8221 can be configured to use either a linear or a quadratic dimming curve. Either normal or inverted dimming curves can be selected.




Figure 29 Configurable dimming curves

Figure 29 shows the relationship of the PWM duty cycle to the output current target value. Configurable levels D_{DIM_min} and D_{DIM_max} ensure that the minimum current I_{out_min} and maximum current I_{out_full} can always be achieved, thereby making the application robust against component tolerances.

Using the optional dim-to-off feature, the light output can be stopped without removal of input voltage. In dim-to-off, the controller will enter auto-restart operation to minimize power consumption. The auto-restart recharges the output voltage to a minimum output voltage of V_{out_start} to measure the PWM duty cycle. With this feature, the output voltage can be maintained in a specific range by configuration of the start-up voltage $V_{out,start}$ and auto-restart time t_{AR} , and by dimensioning of an active or passive output bleeder. If $V_{out,start}$ is configured to be lower enough than the minimum forward voltage of the LED string, the LEDs will show no light in this state.

Note: *Either an active or passive output bleeder is required to allow the controller to maintain the output voltage if the dim-to-off feature is enabled. Dim-to-off is entered if the PWM duty cycle exceeds the configurable threshold $D_{DIM,off}$ (see the purple line in **Figure 29**). As soon as the duty cycle exceeds $D_{DIM,on}$, the controller will start to continuously regulate output voltage or output current again.*

- **UART dimming**

The analog output current will be regulated continuously according to the percentage of the maximum output current with input through the UART command.

Note: *To ensure the correct output current in dimming condition, the right dimming interface must be selected correspondingly in the CSV file and burned as a parameter. If UART dimming is selected, the pin voltage level at the PWM pin must match the 100 percent dimming output current according to the dimming curve direction.*

- **Minimum output current**

The minimum output current is decided by the minimum output power $P_{o,min}$ and the minimum output voltage V_{out} :

$$I_{out_min} = \frac{P_{o,min}}{V_{out_min}}$$

For both CV and CC schemes, the smallest possible output current happens with the highest output voltage $V_{out_set} = 48$ V. For LED strings with lower output voltage, the minimum output current is higher. In order to design 1 percent dimming for all LED strings' output voltage, the minimum output power must be designed according to the lowest output voltage.


The important parameters for designing the dimming interface of the XDPL8221 are summarized in Table 43.

Table 43 Dimming interface design parameters

Parameter	Symbol	Value	Unit
Dimming type	–	PWM/UART	–
Dimming curve	–	Linear/Quadratic	–
Dimming curve direction	–	Normal/Inverted	–
Duty-cycle threshold to enter dim-to-off state	D_{DIM_off}	5	%
Duty-cycle threshold to leave dim-to-off state	D_{DIM_on}	7	%
Maximum duty cycle for the full output current	D_{DIM_max}	95	%
Minimum duty cycle for the minimum output current	D_{DIM_min}	10	%
Minimum output current	I_{out_min}	48	mA

2.10 UART interface

The XDPL8221 digital controller provides the UART command interface, which enables control of the operation of the LED driver as well as read-out of the operating status information from the controller. For more design information about the XDPL8221 UART interface, please refer to the application note “XDPL8221 UART Interface [4]”. In case the communication interface needs to be isolated, two separate fast optocouplers must be used for receiving and transmitting, as shown in **Figure 30**:

**Figure 30** Isolated UART command interface

2.11 PCB layout guidelines

PCB layout and design are very important for switching power supplies where the voltage and current change with high dv/dt and di/dt . Good PCB layout minimizes excessive EMI and prevents the power supply from being disrupted during surge/ESD tests. AS the XDPL8221 combines the PFC boost and flyback in one controller, prevention of interference at these two stages plays a critical role in the PCB layout. The following guidelines are recommended for layout designs.

2.11.1 Star connection of grounding

A good grounding of the XDPL8221 is proven to minimize the risk of mutual interference among signals:

- The electrolytic PFC bulk cap ground is taken as the system ground reference at the primary side. The other power ground of the PFC stage, flyback main stage, MOSFET/diode heatsink and EMI return ground should

Hardware design

- have separate connections to this system ground reference point in a star structure, preferably with thick and short traces.
- The second ground reference is the ground of the XDPL8221 V_{CC} electrolytic capacitor, which should be placed close to the IC. The flyback auxiliary winding ground is treated as power ground and should be connected to this second ground reference directly, preferably with a thick and short trace.
 - The V_{CC} electrolytic capacitor ground should be connected to the PFC bulk cap ground directly, preferably with a thick and short trace.
 - The ground of the XDPL8221 should first be connected to the V_{CC} ceramic capacitor's ground and then to the V_{CC} electrolytic capacitor ground, preferably with a short and thick PCB track.
 - All ground connections of small signals such as CS, ZCD, PWM and UART around the XDPL8221 controller should be connected to the V_{CC} ceramic capacitor's ground, preferably with short traces in a star structure.

2.11.2 Filtering capacitors of XDPL8221

Generally, filtering capacitors are used to suppress the high-frequency noises that could cause interference or ground shifting when entering the IC controller, and will trigger some unwanted protections. These capacitors are usually made from ceramic and must be placed very close to the XDPL8221 and the ground of them must be connected to the IC ground as closely as possible.

- V_{CC} pin filter capacitor: 100 nF ceramic capacitor recommended
- PFC VS pin filter capacitor: 1 nF ceramic capacitor recommended
- Flyback ZCD pin filter capacitor: 100 pF ceramic capacitor recommended
- Flyback CS pin filter capacitor: 330 pF ceramic capacitor recommended
- PWM pin filter capacitor: 100 pF ceramic capacitor recommended
- UART pin filter capacitor: maximum 1 nF ceramic capacitor recommended
- TEMP pin filter capacitor: maximum 1 nF ceramic capacitor recommended
- An optional 100 nF high-frequency and high-voltage bypass capacitor is recommended to be mounted in parallel with the PFC bulk capacitor, and close to the PFC MOSFET and PFC diode, to suppress EMI

2.11.3 PFC voltage sense circuit

The design and layout of the PFC voltage sense circuit plays a critical role in the PFC boost stage operation, or else unwanted over-voltage protection could be triggered by the wrong layout. The trace of the sensing divider must be as short as possible and must be routed as far as possible from the PFC and flyback MOSFET. The filter capacitor of 1 nF is mandatory and must be placed directly at the pin.

2.11.4 Minimum current loop

Minimized power and gate current loop areas reduce the radiated EMI noise and interference to the other signal traces.

- The PFC and flyback power current flowing loop area should be minimized as much as possible.
- The gate current of the PFC and flyback stage should be minimized as much as possible and, if allowed, the gate current should have its own ground trace back to the XDPL8221 ground instead of using the power ground traces.

2.11.5 Other layout considerations

- It is suggested that the track to HV pin should be kept away from other small signal tracks. A distance of at least 3 mm is desirable.
- Small signal tracks should be at least 4 mm from the MOSFET drain trace.

- Any PCB track with high current should be designed to be as short and wide as possible to reduce the parasitic inductance, such as traces through the MOSFET drain-source and shunt resistors.
- The ground traces should be designed to be as wide as possible. This helps increase the immunity to noise.
- The PFC and flyback MOSFET drain tracks should be designed to be as large as possible if SMD packages are used. These areas are used as heatsinks and spread the heat dissipated by the MOSFETs.
- It is recommended to design an ESD protection diode for the UART pin, as it may be touched through the programming connector.

3 Configuration set-up and procedures

As the XDPL8221 is by default burned with parameters for a 50 W Infineon reference board, users must configure the XDPL8221 with calculated 100 W driver hardware components and other parameter values. This is achieved by entering the hardware configuration and the application's requirements into the .dp Vision tool. Based on this data, the .dp Vision tool will automatically calculate all relevant parameters. The tool enables the user to test the ICs with the parameters and finally to burn the parameters into the ICs.

3.1 Design parameters

The parameters are defined with the default values in the CSV file. This is provided by Infineon and is available to download from <http://www.infineon.com/cms/en/product/promopages/digital-power>. After opening an existing configuration CSV file, it is necessary to enter the appropriate values calculated previously. All available parameters for the 100 W driver design are described in the “XDPL8221 100 W CSV file description [3]”.

Note: *.dp Vision will check the plausibility of the parameter values input by the user. If any value violates the limits, the value will turn red and a warning will appear. The limits may also be dependent on other user inputs.*

3.2 XDPL8221 configuration

To configure the parameters of the XDPL8221 digital controller, please refer to “First Steps with XDPL8221 [5]”.

References

- [1] XDPL8221 Datasheet
- [2] .dp Vision Basic Mode User Manual
- [3] XDPL8221 100 W CSV file description
- [4] XDPL8221 UART Interface
- [5] First Steps with XDPL8221
- [6] Power Management Selection Guide:
<http://www.infineon.com/powermanagement-selectionguide>

Revision history

Document version	Date of release	Description of changes
1.0	2018-10-23	First release

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2019-1-23

Published by

Infineon Technologies AG

81726 Munich, Germany

**© 2019 Infineon Technologies AG.
All Rights Reserved.**

**Do you have a question about this
document?**

Email: erratum@infineon.com

Document reference
DG_1711_PL39_1712_143020

IMPORTANT NOTICE

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.