

Control Integrated Power System (CIPOS™)

CIPOS™ Mini IPM Technical Description

About this document

Scope and Purpose

The scope of this application note is to describe the product family of CIPOS™ Mini IPM and the basic requirements for operating the products in a recommended mode. This is related to the integrated components, such as IGBT, MOSFET or gate drive IC, as well as to the design of the necessary external circuitry, such as bootstrap or interfacing.

Intended Audience

Power electronics engineers who want to design reliable and efficient CIPOS™ Mini applications.

Table of Contents

1	Scope.....	3
1.1	Product line-up.....	4
1.2	Nomenclature.....	4
2	Internal Components and Package Technology.....	5
2.1	Power transistor technology	5
2.1.1	TRENCHSTOP™ IGBT and RC-IGBT.....	5
2.1.2	CoolMOS™ CFD2 Power MOSFET	5
2.2	Control IC – 6 channel gate driver IC.....	5
2.3	Thermistor.....	5
2.4	Package technology.....	6
3	Product Overview	7
3.1	Internal circuit and features.....	7
3.2	Maximum electrical ratings.....	8
3.3	Description of the input and output pins	9
3.4	Outline drawings	12
4	Interface Circuit and Layout Guide.....	14
4.1	Input/Output signal connection	14
4.2	General interface circuit example	16
4.3	Recommended rated output current of power supply	19
4.4	Recommended layout pattern for OCP & SCP function.....	20
4.5	Recommended wiring of shunt resistor and snubber capacitor.....	20
4.6	Pin and screw holes coordinates for CIPOS™ Mini footprint	21
5	Protection Features	22
5.1	Under-voltage protection	22
5.2	Over current protection	23
5.2.1	Timing chart of over current (OC) protection.....	23
5.2.2	Selecting current sensing shunt resistor	24
5.2.3	Delay time.....	25
5.3	Fault output circuit	26
5.4	Over temperature protection	26
6	Bootstrap Circuit.....	28
6.1	Bootstrap circuit operation.....	28
6.2	Internal bootstrap functionality characteristics	28
6.4	Initial charging of bootstrap capacitor	29

Table of Contents

6.5	Bootstrap capacitor selection	29
6.6	Charging and discharging of the bootstrap capacitor during PWM-inverter operation	30
7	Thermal System Design	31
7.1	Introduction	31
7.2	Power loss	32
7.2.1	Conduction losses	32
7.2.2	Switching losses	33
7.3	Thermal impedance	33
7.4	Temperature rise considerations and calculation example	34
7.5	Heat sink selection guide	35
7.5.1	Required heat sink performance	35
7.5.2	Heat sink characteristics	35
7.5.2.1	Heat transfer from heat source to heat sink	35
7.5.2.2	Heat transfer within the heat sink	36
7.5.2.3	Heat transfer from heat sink surface to ambient	36
7.5.3	Selecting a heat sink	37
8	Heat Sink Mounting and Handling Guidelines	39
8.1	Heat sink mounting	39
8.1.1	General guidelines	39
8.1.1.1	Recommended tightening torque	39
8.1.1.2	Screw tightening to heat sink	41
8.1.1.3	Mounting Screw	42
8.1.2	Recommended heat sink shape and system mechanical structure	42
8.2	Handling guide line	43
8.3	Storage guideline	43
8.3.1	Recommended storage conditions	43
9	References	44

Scope

1 Scope

The scope of this application note is to describe the product family of CIPOS™ Mini IPM and the basic requirements for operating the products in a recommended mode. This is related to the integrated components, such as IGBT, MOSFET or gate drive IC, as well as to the design of the necessary external circuitry, such as bootstrap or interfacing. Integrating discrete power semiconductors and drivers into one package allows them to reduce the time and effort spent on design. To meet the strong demand for small size and higher power density, Infineon Power Semitech has developed a new family of highly integrated intelligent power modules that contain nearly all of the semiconductor components required to drive electronically controlled variable-speed electric motors. They incorporate a three-phase inverter power stage with a SOI gate driver and Infineon's leading-edge TRENCHSTOP™ RC-IGBT for IGCMxxy60zu, TRENCHSTOP™ IGBTs and diodes for IKCMxxy60zu, and CoolMOS™ CFD2 MOSFETs for IM51x-L6A.

The application note concerns the following products.

IKCM30F60zu

Note: IvCMxxy60zu

$v = G(RC\text{-}IGBT)$ or $K(IGBT+Diode)$

$xx = \text{nominal current}$

$y = \text{topology}(F, L, H, G)$

$z = G(\text{Temp., } I_{trip}, \text{Fault})$ or $H(I_{trip}, \text{Fault})$

$u = A(\text{Fullpack})$ or $D(\text{DCB})$

IKCM20L60zu

IKCM15L60zu

IKCM10L60zA

IKCM15H60zA

IKCM10H60zA

IGCM20F60zA

IGCM15F60zA

IGCM10F60zA

IGCM06F60zA

IGCM04F60zA

IGCM06G60zA

IGCM04G60zA

IM51x-L6A

IM5vw-x6y

$v = I(\text{CoolMOS})$

$w = 2(2\text{-phase})$ or $3(3\text{-phase})$

$x = L(310m\Omega, \text{max})$

$y = A(\text{Fullpack})$

CIPOS™ Mini is a family of intelligent power modules which are designed for motor drives in household appliances, such as air conditioners, washing machines, refrigerators, dish washers and low power applications as well.

Scope

1.1 Product line-up

Table 1 Line-up of CIPOS™ Mini

Part Number	Rating		Inverter Circuit	Package	Isolation Voltage [Vrms]	Main Applications
	Current [A]	Voltage [V]				
IKCM30F60zu	30	600	3φ Bridge Open emitter	Fully molded DIL module	2000Vrms Sinusoidal, 1min.	Air Conditioner
IKCM20L60zu	20					Fan
IKCM15L60zu	15					Pump
IKCM10L60zA	10					
IKCM15H60zA	15					
IKCM10H60zA	10					
IGCM20F60zA	20					Washing Machine
IGCM15F60zA	15					Dryer
IGCM10F60zA	10					
IGCM06F60zA	6					
IGCM04F60zA	4	600	Closed emitter			Refrigerator
IGCM06G60zA	6					Dish Washer
IGCM04G60zA	4					Fan, Pump
IM512-L6A	10	600	2φ Bridge Open source			
IM513-L6A	10		3φ Bridge Open source			Refrigerator

1.2 Nomenclature




Figure 1 CIPOS™ Mini IPM family nomenclature

Internal Components and Package Technology

2 Internal Components and Package Technology

2.1 Power transistor technology

2.1.1 TRENCHSTOP™ IGBT and RC-IGBT

Infineon Technologies introduced their TRENCHSTOP™ IGBT technology in 2004 and RC-IGBT technology in 2007 [1]. These technologies continue the well-known properties of robustness of Infineon IGBT, such as short circuit withstand capability and maximum junction temperature. On the other hand all advantages of these technologies remain in order to achieve highest efficiency and enable for highest power density. This refers to very low static parameters such as saturation voltage of IGBT or forward voltage of diode as well as to the excellent dynamic parameter such as turn-off energy of the IGBT or the reverse recovery charge of the diode.

2.1.2 CoolMOS™ CFD2 Power MOSFET

650V CoolMOS™ CFD2 is Infineon's second generation of market leading high voltage CoolMOS™ MOSFETs with integrated fast body diode [8]. The CFD2 devices are the successor of 600V CFD with improved energy efficiency. The softer commutation behavior and therefore better EMI behavior gives this product a clear advantage in comparison with competitor parts.

2.2 Control IC – 6 channel gate driver IC

The basic feature of this technology is the separation of the active silicon from the base material by means of a buried silicon oxide layer. The buried silicon oxide provides an insulation barrier between the active layer and silicon substrate and hence reduces the parasitic capacitance tremendously. Moreover, this insulation barrier disables leakage or latch-up currents between adjacent devices. This also prevents the latch-up effect even in case of high dv/dt switching under elevated temperature and hence provides improved robustness. Besides the thin-film SOI technology provides additional benefits like lower power consumption and higher immunity to radioactive radiation or cosmic rays [2]. A monolithic single control IC for all 6 IGBTs provides further advantages, such as bootstrap circuitry, matched propagation delay times, built-in deadtime, cross conduction prevention and all 6 IGBTs turn-off under fault situations like under voltage lockout or over current.

2.3 Thermistor

In CIPOS™ Mini, the thermistor is integrated optionally on the internal PCB. It is connected between VFO and VSS pins. A circuit proposal using the thermistor for over temperature protection is discussed in Section 5.4.

Table 2 Raw data of the thermistor used in CIPOS™ Mini IPM

T [°C]	Rmin [kΩ]	Rtyp [kΩ]	Rmax [kΩ]	Tol [%]	T [°C]	Rmin [kΩ]	Rtyp [kΩ]	Rmax [kΩ]	Tol [%]
-40	2662.292	2962.540	3262.789	10.1	45	34.520	36.508	38.496	5.4
-35	1925.308	2133.692	2342.076	9.8	50	28.400	29.972	31.545	5.2
-30	1407.191	1553.414	1699.637	9.4	55	23.485	24.735	25.985	5.1
-25	1038.949	1142.63	1246.312	9.1	60	19.517	20.515	21.514	4.9
-20	774.497	848.747	922.997	8.7	65	16.296	17.097	17.898	4.7
-15	582.690	636.369	690.048	8.4	70	13.670	14.315	14.960	4.5
-10	442.252	481.410	520.568	8.1	75	11.517	12.039	12.561	4.3
-5	338.491	367.303	396.114	7.8	80	9.745	10.169	10.593	4.2
0	261.164	282.537	303.910	7.6	85	8.279	8.625	8.971	4.0
5	203.056	219.036	235.016	7.3	90	7.062	7.345	7.628	3.9
10	159.044	171.081	183.118	7.0	95	6.046	6.279	6.511	3.7
15	125.454	134.586	143.717	6.8	100	5.199	5.388	5.576	3.5

Internal Components and Package Technology

20	99.630	106.605	113.580	6.5	105	4.468	4.640	4.811	3.7
25	79.638	85.000	90.362	6.3	110	3.856	4.009	4.163	3.8
30	64.055	68.203	72.352	6.1	115	3.338	3.477	3.615	4.0
35	51.831	55.059	58.287	5.9	120	2.900	3.024	3.149	4.1
40	42.182	44.708	47.235	5.7	125	2.527	2.639	2.751	4.2

2.4 Package technology

The CIPOS™ Mini offers the smallest size while providing high power density up to 600V, 30A by employing TRENCHSTOP™ IGBT + diode or RC-IGBT or CoolMOS™ MOSFET with 6 channel gate drive IC. It contains all the power components such as the IGBTs and isolates them from each other and from the heat sink. All low power components such as the gate drive IC and thermistor (optional) are assembled on a PCB.

The electric insulation is given by the mold compound or the DCB itself, which is simultaneously the thermal contact to the heat sink. In order to further decrease the thermal impedance, the internal lead frame design is optimized [3]. Figure 2 shows the external view of CIPOS™ Mini package.





Figure 2 External view of CIPOS™ Mini IPM packages

Product Overview


3 Product Overview

3.1 Internal circuit and features


Figure 3 illustrates the internal block diagram of the CIPOS™ Mini IPM. It consists of a two-phase, three-phase inverter circuit and a driver IC with control functions. The detailed features and integrated functions of CIPOS™ Mini are described as follows.




(a) Three phase bridge, closed emitter



(b) Three phase bridge, open emitter



(c) Two phase bridge, open source



(d) Three phase bridge, open source

Figure 3 Internal circuit

Product Overview

Features

- 600V/4A to 30A rating in one physical package size (mechanical layouts are identical)
- Fully isolated Dual In-Line (DIL) molded module
- Infineon reverse conducting IGBTs with monolithic body diode for IGCMxxy60zA
- Infineon TRENCHSTOP™ IGBTs with separate body diode for IKCMxxy60zu
- Infineon CoolMOS™ CFD2 Power MOSFETs for IM51x-L6A
- Rugged SOI gate driver technology with stability against transient and negative voltage
- Integrated bootstrap functionality
- Matched delay times of all channels / Built in deadtime
- Lead-free terminal plating; RoHS compliant

• Functions

- Over current shutdown
- Temperature sense
- Under-voltage lockout at all channels
- Low side emitter pins accessible for current monitoring
- Cross-conduction prevention
- All 6 switches turn off during protection
- Active-high input signal logic

3.2 Maximum electrical ratings

Table 3 Detail description of absolute maximum ratings (IGCM10F60zA case)

Item	Symbol	Rating	Description
Max. blocking voltage	V_{CES}	600V	The sustained collector-emitter voltage of internal IGBTs
Output current	I_C	$\pm 10A$	The allowable continuous IGBT collector current at $T_c=25^\circ C$.
Junction Temperature	T_J	-40 ~ 150°C	Considering temperature ripple on the power chips, the maximum junction temperature rating of CIPOS™ Mini is 150°C.
Operating case temperature range	T_c	-40 ~ 125°C	T_c (case temperature) is defined as a temperature of the package surface underneath the specified power chip. Please mount a temperature sensor on a heat-sink surface at the defined position in Figure 4 so as to get accurate temperature information.

Product Overview




Figure 4 T_C measurement point

3.3 Description of the input and output pins

Table 4 define the CIPOS™ Mini input and output pins. The detailed functional descriptions are as follows:

Table 4 Pin descriptions of CIPOS™ Mini IPM

Pin Number	Pin Name	Pin Description
1	VS(U)	U-phase high side floating IC supply offset voltage
2	VB(U)	U-phase high side floating IC supply voltage
3	VS(V)	V-phase high side floating IC supply offset voltage
4	VB(V)	V-phase high side floating IC supply voltage
5	VS(W)	W-phase high side floating IC supply offset voltage (NC for IM512-L6A)
6	VB(W)	W-phase high side floating IC supply voltage (NC for IM512-L6A)
7	HIN(U)	U-phase high side gate driver input
8	HIN(V)	V-phase high side gate driver input
9	HIN(W)	W-phase high side gate driver input (NC for IM512-L6A)
10	LIN(U)	U-phase low side gate driver input
11	LIN(V)	V-phase low side gate driver input
12	LIN(W)	W-phase low side gate driver input (NC for IM512-L6A)
13	VDD	Low side control supply
14	VFO	Fault output / temperature monitor
15	ITRIP	Over current shutdown input
16	VSS	Low side control negative supply

Product Overview

17	NW	W-phase low side emitter (Common N for IGCMxxG60zA, NC for IM512-L6A)
18	NV	V-phase low side emitter (Common N for IGCMxxG60zA)
19	NU	U-phase low side emitter (Common N for IGCMxxG60zA)
20	W	Motor W-phase output (NC for IM512-L6A)
21	V	Motor V-phase output
22	U	Motor U-phase output
23	P	Positive bus input voltage
24	NC	No Connection

High side bias voltage pins for driving the IGBT

Pins: VB(U) – VS(U) , VB(V) – VS(V), VB(W) – VS(W) (VB(W)-VS(W) 'NC' for IM512-L6A)

- These pins provide the gate drive power to the high side IGBTs.
- The ability to utilize a boot-strap circuit scheme for the high side IGBTs eliminates the need of external power supplies.
- Each boot-strap capacitor is charged from the VDD supply during the ON-state of the corresponding low side IGBT or the freewheeling state of the low side freewheeling diode.
- In order to prevent malfunctions caused by noise and ripple in the supply voltage, a good quality (low ESR, low ESL) filter capacitor should be mounted very close to these pins.

Low side bias voltage pin

Pin: VDD

- This is the control supply pin for the internal IC.
- In order to prevent malfunctions caused by noise and ripple in the supply voltage, a good quality (low ESR, low ESL) filter capacitor should be mounted very close to this pin.

Low side common supply ground pin

Pin: VSS

- This pin connects the control ground for the internal IC.

Signal input pins

Pins: HIN(U), HIN(V), HIN(W), LIN(U), LIN(V), LIN(W) (HIN(W), LIN(W) 'NC' for IM512-L6A)

- These are pins to control the operation of the internal IGBTs.
- They are activated by voltage input signals. The terminals are internally connected to a Schmitt trigger circuit composed of 5V-class CMOS.
- The signal logic of these pins is active-high. The IGBT associated with each of these pins will be turned "ON" when a sufficient logic voltage is applied to these pins.
- The wiring of each input should be as short as possible to protect the CIPOS™ Mini against noise influences.
- To prevent signal oscillations, an RC coupling is recommended as illustrated in Figure 7.

Product Overview

Over-current detection pin

Pin: ITRIP

- The current sensing shunt resistor should be connected between the pin N (emitter of low side IGBT) and the power ground to detect short-circuit current (refer to Figure 9). A RC filter should be connected between the shunt resistor and the pin ITRIP to eliminate noise.
- The integrated comparator is triggered, if the voltage V_{ITRIP} is higher than 0.47V. The shunt resistor should be selected to meet this level for the specific application. In case of a trigger event, the voltage at pin VFO is pulled down to LOW.
- The connection length between the shunt resistor and ITRIP pin should be minimized.

Fault output and temperature monitoring pin

Pin: VFO

- This is the fault output alarm pin. An active low output is given on this pin for a fault state condition in the CIPOS™ Mini. The alarm conditions are over-current detection and low side bias UV (Under Voltage) operation.
- The VFO output is open drain configured. The VFO signal line should be pulled up to the logic power supply (5V / 3.3V) with proper resistance considering temperature monitoring with the parallel connected thermistor between VFO and VSS pins optional.

Positive DC-link pin

Pin: P

- This is the DC-link positive power supply pin of the CIPOS™ Mini IPM.
- It is internally connected to the collectors of the high side IGBTs.
- In order to suppress the surge voltage caused by the DC-link wiring or PCB pattern inductance, connect a smoothing filter capacitor close to this pin. (Typically metal film capacitors are used.)

Negative DC-link pins

Pins: NU, NV, NW (Common 'N' for IGCMxxG60zA, NW 'NC' for IM512-L6A)

- These are the DC-link negative power supply pins (power ground) of the inverter.
- These pins are connected to the low side IGBT emitters of the each phase.

Inverter power output pins

Pins: U, V, W (W 'NC' for IM512-L6A)

- Inverter output pins for connecting to the inverter load (e. g. motor).

Product Overview

3.4 Outline drawings




Figure 5 Package outline dimensions (Fullpack) (Unit: [mm])

Product Overview




Figure 6 Package outline dimensions (DCB) (Unit: [mm])

Interface Circuit and Layout Guide

4 Interface Circuit and Layout Guide

4.1 Input/Output signal connection

Figure 7 shows the I/O interface circuit between micro controller and CIPOS™ Mini. The CIPOS™ Mini input logic is active-high with internal pull-down resistors. External pull-down resistors are not needed. VFO output is open drain configured. This signal should be pulled up to the positive side of 5V or 3.3V external logic power supply with a pull-up resistor. The pull-up resistor value should be properly selected, e.g. 3.6kΩ with a parallel connected thermistor between VFO and VSS pins.




Figure 7 Recommended micro controller I/O interface circuit

Table 5 Maximum ratings of input and VFO pins

Item	Symbol	Condition	Rating	Unit
Module Supply Voltage	VDD	Applied between VDD – VSS	20	V
Input Voltage	VIN	Applied between HIN(U), HIN(V), HIN(W) – VSS LIN(U), LIN(V), LIN(W) – VSS	-1 ~ 10	V
Fault Output Supply Voltage	VFO	Applied between VFO – VSS	-0.5 ~ VDD+0.5	V

The input and fault output maximum rating voltages are listed in Table 5. Since the fault output is open drain configured and its rating is VDD+0.5V, a 15V supply interface is possible. However, it is recommended that the fault output be configured with the 5V logic supply, which is the same as the input signals. It is also recommended placing bypass capacitors as close as possible to the VFO and signal lines from the micro controller as well as the CIPOS™ Mini IPM.

Interface Circuit and Layout Guide




Figure 8 Simplified block diagram of CIPOS™ Mini drive IC

Because CIPOS™ Mini family employs active-high input logic, the power sequence restriction between the control supply and the input signal during start-up or shut down operation does not exist. Therefore it makes the system fail-safe. In addition, pull-down resistors are built in to each input circuit. Thus, external pull-down resistors are not needed. This reduces the required external component count. Input Schmitt-trigger, noise filter, deadtime and shoot through prevention functions provide beneficial noise rejection to short input pulses. Furthermore, by lowering the turn on and turn off threshold voltage of input signal as shown in Table 6, a direct connection to 3.3V-class micro controller or DSP is possible.

Table 6 Input threshold voltage (at $V_{DD} = 15V$, $T_J = 25^\circ C$)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Logic "1" input voltage (LIN, HIN)	V_{IH_TH}	HIN – VSS LIN – VSS	-	2.1	2.5	V
Logic "0" input voltage (LIN, HIN)	V_{IL_TH}		0.7	0.9	-	V

As shown in Figure 8, the CIPOS™ Mini input signal section integrates a $5k\Omega$ (typical) pull-down resistor. Therefore, when using an external filtering resistor between micro controller output and CIPOS™ Mini input, pay attention to the signal voltage drop at the CIPOS™ Mini input terminals. It should fulfill the logic "1" input voltage requirement. For instance, $R = 100\Omega$ and $C=1nF$ for the parts shown in Figure 7.

Interface Circuit and Layout Guide

4.2 General interface circuit example

Figure 9, Figure 10 and Figure 11 show typical application circuit of CIPOS™ Mini for interface schematic with control signals connected directly to a micro controller.




Figure 9 Application circuit example of closed emitter type (inverter)

Interface Circuit and Layout Guide




Figure 10 Application circuit example of open emitter type (inverter)

Interface Circuit and Layout Guide




Figure 11 Application circuit example of open emitter type (2-phase, 3-phase Inverter)

Note:

1. The input signals are active-high configured. There is an internal $5k\Omega$ pull-down resistor from each input signal line to VSS. When employing RC coupling circuits between micro controller and CIPOS™ Mini, the RC values should be properly selected so that the input signals are compatible with the CIPOS™ Mini logic “1”/logic “0” input voltages.
2. To avoid malfunction, the wiring of each input should be as short as possible. (less than 2-3cm)
3. The merit of integrating an application specific type IC inside CIPOS™ Mini is to achieve the direct coupling to micro controller terminals without any opto-coupler or transformer isolation.
4. VFO output is an open drain output. This signal line should be pulled up to the positive side of the 5V/3.3V logic power supply with a pull up resistor. When placing RC filter between CIPOS™ Mini and micro controller, close location to the micro controller is recommended. (Refer to Figure 7)
5. To prevent protection function errors, the R_{ITRIP} and C_{ITRIP} wiring between ITRIP and N pins should be as short as possible. C_{ITRIP} wiring should be placed as close to VSS pin as possible.
6. The short-circuit protection time constant $\tau_{ITRIP} = R_{ITRIP} * C_{ITRIP}$ should be set in the range of 1~2 μ s. The IGBT turning off within 5 μ s must be ensured with the overall short circuit reaction time of the control.
7. Each capacitor should be mounted as close to the pins of the CIPOS™ Mini as possible.
8. Internal bootstrap resistance is around 40Ω . Especially, to reduce this resistance, external bootstrap circuitry is recommended. For more details, please refer to Section 6.2.
9. VDD of 16V is recommended when the integrated bootstrap circuitry only is used.
10. It is recommended connecting the ground pin of micro-controller directly to the VSS pin.

Interface Circuit and Layout Guide

4.3 Recommended rated output current of power supply

Control and gate drive power for the CIPOS™ Mini is normally provided by a single 15V supply that is connected to the module VDD and VSS terminal. The circuit current of VDD control supply of IKCM30F60Gx is shown in below Table 7.

Table 7 The circuit current of control power supply of IKCM30F60Gx (Unit: [mA])

Item		Static (Typ.)	Dynamic (Typ.)	Total (Typ.)
VDD=15V	FSW=5KHz	1.4	3.5	4.9
	FSW=15KHz	1.4	10.4	11.8
VDD=20V	FSW=20KHz	2.6	18.0	20.6

And, the circuit current of the 5V logic power supply (VFO & input terminals) is about 9mA.(R1(pull-up resistor of VFO pin) = 1.0kΩ in Figure 19)

Finally, the recommended minimum circuit currents of power supply are shown in Table 8 which is considered ripple current and enough margins at the worst conditions, e.g. 5 times higher than the calculated value.

Table 8 The recommended minimum circuit current of power supply (Unit: [mA])

Item	The circuit current of +15V control supply	The circuit current of +5V logic supply
VDD ≤ 20V, FSW ≤ 20KHz	100	45

Interface Circuit and Layout Guide

4.4 Recommended layout pattern for OCP & SCP function

It is recommended that the ITRIP filter capacitor connections to the CIPOS™ Mini pins be as short as possible. The ITRIP filter capacitor should be connected to VSS pin directly without overlapped ground pattern. The signal ground and power ground should be as short as possible and connected at only one point via the filter capacitor of VDD line.




Figure 12 Recommended layout pattern for OCP & SCP function

4.5 Recommended wiring of shunt resistor and snubber capacitor

External current sensing resistors are applied to detect over current of phase currents. A long wiring pattern between the shunt resistors and CIPOS™ Mini will cause excessive surges that might damage the CIPOS™ Mini's internal IC and current detection components. This may also distort the sensing signals. To decrease the pattern inductance, the wiring between the shunt resistors and CIPOS™ Mini should be as short as possible.

As shown in Figure 13 snubber capacitors should be installed in the right location so as to suppress surge voltages effectively. Generally a high frequency non-inductive capacitor of around $0.1 \sim 0.22\mu\text{F}$ is recommended. If the snubber capacitor is installed in the wrong location '1' as shown in Figure 13, the snubber capacitor cannot suppress the surge voltage effectively. If the capacitor is installed in the location '2', the charging and discharging currents generated by wiring inductance and the snubber capacitor will appear on the shunt resistor. This will impact the current sensing signal and the SC protection level will be a little lower than the calculated design value. The '2' position surge suppression effect is greater than the location '1' or '3'. The '3' position is a reasonable compromise with better suppression than in location '1' without impacting the current sensing signal accuracy. For this reason, the location '3' is generally used.




Figure 13 Recommended wiring of shunt resistor and snubber capacitor

Interface Circuit and Layout Guide

4.6 Pin and screw holes coordinates for CIPOS™ Mini footprint

Figure 14 shows CIPOS™ Mini position on PCB to indicate center coordinates of each pin and screw hole in Table 9.




Figure 14 CIPOS™ Mini position on PCB (Unit: [mm])

Table 9 Pin & screw holes coordinates for CIPOS™ Mini footprint (Unit: [mm])

Pin Number		X	Y	Pin Number		X	Y
Signal Pin	1	0.000	0.000	Signal Pin	14	2.997	26.600
	2	2.997	2.000		15	0.000	28.200
	3	0.000	5.400		16	2.997	30.200
	4	2.997	7.000	Power Pin	17	28.611	31.655
	5	0.000	10.400		18	28.611	26.925
	6	2.997	12.000		19	28.611	22.195
	7	0.000	15.400		20	28.611	17.465
	8	2.997	17.000		21	28.611	12.735
	9	0.000	18.600		22	28.611	8.005
	10	2.997	20.200		23	28.611	3.275
	11	0.000	21.800	Screw Hole	24	28.611	-1.455
	12	2.997	23.400		25	17.950	32.000
	13	0.000	25.000		26	17.950	-1.800

Protection Features

5 Protection Features

5.1 Under-voltage protection

Control and gate drive power for the CIPOS™ Mini is normally provided by a single 15V supply that is connected to the module VDD and VSS terminals. For proper operation this voltage should be regulated to $15V \pm 10\%$. Table 10 describes the behavior of the CIPOS™ Mini for various control supply voltages. The control supply should be well filtered with a low impedance electrolytic capacitor and a high frequency decoupling capacitor connected at the CIPOS™ Mini's pins.

High frequency noise on the supply might cause the internal control IC to malfunction and generate erroneous fault signals. To avoid these problems, the maximum ripple on the supply should be less than $\pm 1V/\mu s$.

The potential at the module's VSS terminal is different from that at the N power terminal by the voltage drop across the sensing resistor. It is very important that all control circuits and power supplies be referred to this point and not to the N terminal. If circuits are improperly connected, the additional current flowing through the sense resistor might cause improper operation of the short-circuit protection function. In general, it is best practice to make the common reference (VSS) a ground plane in the PCB layout.

The main control power supply is also connected to the bootstrap circuits to generate the floating supplies for the high side gate drives.

When control supply voltage (V_{DD} and V_{BS}) falls down under UVLO (Under Voltage Lock Out) level, IGBT will turn off while ignoring the input signal.

Table 10 CIPOS™ Mini functions versus control power supply voltage

Control Voltage Range [V]	CIPOS™ Mini Function Operations
0 ~ 4	Control IC does not operate. Under voltage lockout and fault output does not operate.
4 ~ 13	As the under voltage lockout function is activated, control input signals are blocked and a fault signal VFO is generated.
13 ~ 14	IGBTs will be operated in accordance with the control gate input. Driving voltage is below the recommended range so the $V_{ce(sat)}$ and the switching loss will be larger than that under normal condition. And high side IGBTs can't operate after V_{BS} initial charging because V_{BS} can't reach to V_{BSUV+} .
14 ~ 18.5 for VDD 13.5 ~ 18.5 for VBS	Normal operation. This is the recommended operating condition. V_{DD} of 16V is recommended when only integrated bootstrap circuitry is used. (14.5 ~ 18.5V V_{DD} is recommended for IKCMxx60zu)
18.5 ~ 20 for VDD 18.5 ~ 20 for VBS	IGBTs are still operated. Because driving voltage is above the recommended range, IGBTs' switching is faster. It causes increasing system noise. And peak short circuit current might be too large for proper operation of the short circuit protection.
Over 20	Control circuit in the CIPOS™ Mini might be damaged.

Protection Features




Figure 15 Timing chart of low side under-voltage protection function




Figure 16 Timing chart of high side under-voltage protection function

5.2 Over current protection

5.2.1 Timing chart of over current (OC) protection

The CIPOS™ Mini has an over current shutdown function. Its internal IC monitors the voltage of the ITRIP pin and if this voltage exceeds the $V_{IT,TH+}$, which is specified in the devices datasheets, a fault signal is activated and all IGBTs are turned off. Typically the maximum short circuit current magnitude is gate voltage dependant. A higher gate voltage results in a larger short circuit current. In order to avoid this potential problem, the maximum over current trip level is generally set to below 2 times the nominal rated collector current. The over current protection-timing chart is shown in Figure 17.




Figure 17 Timing chart of over current protection function

Protection Features

5.2.2 Selecting current sensing shunt resistor

The value of the current sensing resistor is calculated by the following expression:

$$R_{SH} = \frac{V_{IT,TH+}}{I_{OC}} \quad (1)$$

Where $V_{IT,TH+}$ is the ITRIP positive going threshold voltage of CIPOS™ Mini. It is typically 0.47V. I_{OC} is the current of OC detection level.

The maximum value of OC protection level should be set lower than the repetitive peak collector current in the datasheet considering the tolerance of shunt resistor.

For example, the maximum peak collector current of IGCM10F60zA is 20A_{peak}, and thus, the recommended value of the shunt resistor is calculated as

$$R_{SH(min)} = \frac{0.47}{20} = 0.024\Omega$$

For the power rating of the shunt resistor, the below list should be considered:

- Maximum load current of inverter (I_{rms})
- Shunt resistor value at T_c=25°C (R_{SH})
- Power derating ratio of shunt resistor at T_{SH}=100°C according to the manufacturer's datasheet
- Safety margin

The shunt resistor power rating is calculated by the following equation.

$$P_{SH} = \frac{I_{rms}^2 \times R_{SH} \times \text{margin}}{\text{derating ratio}} \quad (2)$$

For example, in case of IGCM10F60zA and R_{SH}=24mΩ:

- Max. load current of the inverter : 6Arms
- Power derating ratio of shunt resistor at T_{SH}=100°C : 80%
- Safety margin : 30%

$$P_{SH} = \frac{6^2 \times 0.024 \times 1.3}{0.8} = 1.40W$$

A proper power rating of shunt resistor is over than 1.4W, e.g. 2W.

Based on the previous equations, conditions, and calculation method, the minimum shunt resistance and resistor power according to CIPOS™ Mini products are introduced as listed in Table 11.

It's noted that a proper resistance and power rating higher than the minimum value should be chosen considering the over-current protection level required in the application.

Protection Features

Table 11 Minimum R_{SH} and P_{SH}

Product	Maximum Peak Current	Minimum Shunt Resistance, R_{SH}	Minimum Shunt Resistor Power, P_{SH}
IKCM30F60zu	60A	8mΩ	5W
IvCM20y60zu	45A	11mΩ	4W
IvCM15y60zu	30A	16mΩ	3W
IM51x-L6A	20A	24mΩ	1.5W
IvCM10y60zA	20A	24mΩ	1.5W
IKCM10H60zA	16A	30mΩ	2W
IKCM15H60zA	24A	20mΩ	3.5W
IGCM06y60zA	12A	40mΩ	1W
IGCM04y60zA	8A	60mΩ	0.7W

5.2.3 Delay time

The RC filter is necessary in the over current sensing circuit to prevent malfunction of OC protection caused by noise. The RC time constant is determined by considering the noise duration and the short-circuit withstand time capability of the IGBT.

When the sensing voltage on shunt resistor exceeds the ITRIP positive going threshold ($V_{IT,TH+}$), this voltage is applied to the ITRIP pin of CIPOS™ Mini via the RC filter. Table 12 shows the specification of the OC protection reference level. The filter delay time (t_{FILTER}) that the input voltage of ITRIP pin rises to the ITRIP positive threshold voltage is caused by below equation (3), (4).

$$V_{IT,TH+} = R_{SH} \cdot I_C \cdot \left(1 - \frac{1}{e^{\frac{t_{FILTER}}{\tau}}}\right) \quad (3)$$

$$t_{FILTER} = -\tau \cdot \ln\left(1 - \frac{V_{IT,TH+}}{R_{SH} \cdot I_C}\right) \quad (4)$$

Where, $V_{IT,TH+}$ is the ITRIP pin input voltage, I_C is the peak current, R_{SH} is the shunt resistor value and τ is the RC time constant. In addition there is a shutdown propagation delay of Itrip (t_{ITRIP}). Please refer to 0.

Table 12 Specification of OC protection reference level ' $V_{IT,TH+}$ '

Item	Min.	Typ.	Max.	Unit
ITRIP positive going threshold $V_{IT,TH+}$	0.40	0.47	0.54	V

Protection Features

Table 13 Internal delay time of OC protection circuit

Item	Condition	Min.	Typ.	Max.	Unit
Shut down propagation delay (t_{ITRIP})	IKCM30F60zu $I_{out} = 20A$, from $V_{IT,TH+}$ to 10% I_{out}		1420		ns
	IKCM20L60zu $I_{out} = 15A$, from $V_{IT,TH+}$ to 10% I_{out}		1350		
	IKCM15L60zu $I_{out} = 10A$, from $V_{IT,TH+}$ to 10% I_{out}		1330		
	IKCM10L60zA $I_{out} = 6A$, from $V_{IT,TH+}$ to 10% I_{out}		1290		
	IKCM15H60zA $I_{out} = 6A$, from $V_{IT,TH+}$ to 10% I_{out}		1300		
	IKCM10H60zA $I_{out} = 10A$, from $V_{IT,TH+}$ to 10% I_{out}		1250		
	IGCM20F60zA $I_{out} = 15A$, from $V_{IT,TH+}$ to 10% I_{out}		1540		
	IGCM15F60zA $I_{out} = 10A$, from $V_{IT,TH+}$ to 10% I_{out}		1340		
	IM51x-L6A $I_{out} = 10A$, from $V_{IT,TH+}$ to 10% I_{out}		1340		
	IGCM10F60zA $I_{out} = 6A$, from $V_{IT,TH+}$ to 10% I_{out}		1260		
	IGCM06y60zA $I_{out} = 4A$, from $V_{IT,TH+}$ to 10% I_{out}		1300		
	IGCM04y60zA $I_{out} = 2.5A$, from $V_{IT,TH+}$ to 10% I_{out}		1320		

Therefore the total time from ITRIP positive going threshold ($V_{IT,TH+}$) to the shut down of the IGBT becomes:

$$t_{TOTAL} = t_{FILTER} + t_{ITRIP} \quad (3)$$

Shut down propagation delay is inversely proportional to the current range, therefore the t_{ITRIP} is reduced at higher current condition than condition of 0. The total delay must be less than the 5 μ s of short circuit withstand time (t_{SC}) in the datasheet. Thus, the RC time constant should be set in the range of 1~2 μ s. Recommended values for the filter components are $R=1.8k\Omega$ and $C=1nF$.

5.3 Fault output circuit

Table 14 Fault-output maximum ratings

Item	Symbol	Condition	Rating	Unit
Fault Output Supply Voltage	V_{FO}	Applied between VFO-VSS	-0.5~ $V_{DD}+0.5$	V
Fault Output Current	I_{FO}	Sink current at VFO pin	10	mA

Table 15 Electric characteristics

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Fault Output Current	I_{FO}	$V_{ITRIP} = 0V$, $V_{FO} = 5V$	-	2	-	nA
Fault Output Voltage	V_{FO}	$I_{FO} = 10mA$, $V_{ITRIP} = 1V$	-	0.5	-	V

Because VFO terminal is an open drain type, it must be pulled up to the high level via a pull-up resistor. The resistor has to be calculated according to the above specifications.

5.4 Over temperature protection

CIPOS™ Mini with optional temperature sensing function has one pin for both fault-output and temperature sensing. Figure 18 shows the internal thermistor resistance characteristics as a function of the thermistor temperature. A circuitry is introduced in this section for over temperature protection. As shown in Figure 19, VFO pin is connected directly to the ADC and fault detection terminals of the micro controller. This circuit is very simple and allows the IGBTs have to be shut down by the micro controller. For example, when R1 is 3.6k Ω , then

Protection Features

VFO at about 100°C of thermistor temperature is 2.95V_{typ} at Vctr=5V and 1.95V at Vctr=3.3V, as shown in Figure 20. It's noted that VFO for over temperature protection should be not less than micro controller fault trip level.




Figure 18 Internal thermistor resistance characteristics as a function of thermistor temperature




Figure 19 Circuit proposals for over temperature protection




Figure 20 Voltage of VFO pin according to thermistor temperature

Bootstrap Circuit

6 Bootstrap Circuit

6.1 Bootstrap circuit operation

The V_{BS} voltage, which is the voltage difference between $V_{B(U, V, W)}$ and $V_{S(U, V, W)}$, provides the supply to the IC within the CIPOS™ Mini. This supply voltage must be in the range of 13.0~18.5V to ensure that the IC can fully drive the high side IGBT. The CIPOS™ Mini includes an under-voltage detection function for the V_{BS} to ensure that the IC does not drive the high side IGBT if the V_{BS} voltage drops below a specified voltage (refer to the datasheet). This function prevents the IGBT from operating in a high dissipation mode. Please note here, that the under voltage lockout function of any high side section acts only on the triggered channel without any feedback to the control level.

There are a number of ways in which the V_{BS} floating supply can be generated. One of them is the bootstrap method described here. This method has the advantage of being simple and cheap. However, the duty cycle and on-time are limited by the requirement to refresh the charge in the bootstrap capacitor. The bootstrap supply is formed by a combination of an external diode, resistor and capacitor as shown in Figure 21. The current flow path of the bootstrap circuit is shown in Figure 21. When V_S is pulled down to ground (either through the low side or the load), the bootstrap capacitor (C_{BS}) is charged through the bootstrap diode (D_{BS}) and the resistor (R_{BS}) from the V_{DD} supply.

6.2 Internal bootstrap functionality characteristics

CIPOS™ Mini includes three bootstrap functionalities in the internal driver IC, which consist of three diodes and three resistors, as shown in Figure 3. A typical value of the internal bootstrap resistor is 40Ω at room temperature. For more information, please refer to Table 16. R_{BS2} and R_{BS3} have the same value with R_{BS1} .

V_{DD} of 16V is recommended when only the integrated bootstrap circuitry is used.

Table 16 Electrical characteristics of internal bootstrap parameters

Description	Condition	Symbol	Min.	Typ.	Max.	Unit
Repetitive peak reverse voltage		V_{RRM}	600			V
Bootstrap resistance of U-phase	$VS2$ or $VS3=300V$, $T_J=25^\circ C$	R_{BS1}		35		
	$VS2$ and $VS3=0V$, $T_J=25^\circ C$			40		
	$VS2$ or $VS3=300V$, $T_J=125^\circ C$			50		
	$VS2$ and $VS3=0V$, $T_J=125^\circ C$			65		
Reverse recovery	$I_F=0.6A$, $di/dt=80A/\mu s$	t_{rr_BS}		50		ns
Forward voltage drop	$I_F=20mA$, $VS2$ and $VS3=0V$	V_{F_BS}		2.6		V

High voltage supply to gate driver between VSx and VSS is limited to dynamic operation.

If it is necessary to reduce the bootstrap resistance, an external bootstrap circuitry is recommended. For example, when 39Ω of bootstrap resistor and 1N4937 of bootstrap diode are connected externally to CIPOS™ Mini, the bootstrap resistance becomes around 25Ω , as shown in Table 17.

Table 17 Bootstrap resistance with external bootstrap circuitry (39Ω and 1N4937)

Description	Condition	Symbol	Min.	Typ.	Max.	Unit
Bootstrap resistance of U-phase	$T_J=25^\circ C$ $T_J=125^\circ C$	R_{BS1}		24 28		Ω


Bootstrap Circuit

6.4 Initial charging of bootstrap capacitor


Adequate on-time duration of the low side IGBT to fully charge the bootstrap capacitor is required for initial bootstrap charging. The initial charging time (t_{charge}) can be calculated from the following equation:

$$t_{charge} \geq C_{BS} \times R_{BS} \times \frac{1}{\delta} \times \ln\left(\frac{V_{DD}}{V_{DD} - V_{BS(min)} - V_{FD} - V_{LS}}\right) \quad (4)$$

- V_{FD} = Forward voltage drop across the bootstrap diode
- $V_{BS(min)}$ = The minimum value of the bootstrap capacitor voltage
- V_{LS} = Voltage drop across the low side IGBT
- δ = Duty ratio of PWM



(a) Bootstrap circuit



(b) Timing chart of initial bootstrap charging

Figure 21 Bootstrap circuit operation and initial changing

6.5 Bootstrap capacitor selection

The bootstrap capacitance can be calculated by:

$$C_{BS} = \frac{I_{leak} \times \Delta t}{\Delta V} \quad (5)$$

- Where,
- Δt = maximum ON pulse width of high side IGBT
- ΔV = the allowable discharge voltage of the C_{BS} .
- I_{leak} = maximum discharge current of the C_{BS} mainly via the following mechanisms:
 - Gate charge for turning the high side IGBT on
 - Quiescent current to the high side circuit in the IC
 - Level-shift charge required by level-shifters in the IC
 - Leakage current in the bootstrap diode
 - C_{BS} capacitor leakage current (ignored for non-electrolytic capacitors)
 - Bootstrap diode reverse recovery charge

In practice a leakage current of 1mA is recommended as a calculation basis for CIPOS™ Mini. By taking in consideration dispersion and reliability, the capacitance is generally selected to be 2~3 times higher than the calculated one. The C_{BS} is only charged when the high side IGBT is off and the VS voltage is pulled down to ground. Therefore, the on-time of the low side IGBT must be sufficient to ensure that the charge drawn from the C_{BS} capacitor can be fully replenished. Hence, inherently there is a minimum on-time of the low side IGBT (or off-time of the high side IGBT).

Bootstrap Circuit

The bootstrap capacitor should always be placed as close to the pins of the CIPOS™ Mini as possible. At least one low ESR capacitor should be used to provide good local de-coupling. For example, a separate ceramic capacitor close to the CIPOS™ Mini is essential, if an electrolytic capacitor is used for the bootstrap capacitor. If the bootstrap capacitor is either a ceramic or tantalum type, it should be adequate for local decoupling.

6.6 Charging and discharging of the bootstrap capacitor during PWM-inverter operation

The bootstrap capacitor C_{BS} charges through the bootstrap diode D_{BS} and resistor R_{BS} according to Figure 21 from the V_{DD} supply when the high side IGBT is off, and the V_S voltage is pulled down to ground. It discharges when the high side IGBT or diode are on.

Example 1: Selection of the initial charging time

An example of the calculation of the minimum value of the initial charging time is given with reference to equation (4).

Conditions:

- $C_{BS} = 4.7\mu F$, $R_{BS} = 40\Omega$, Duty Ratio (δ) = 0.5, D_{BS} = Internal bootstrap diode, $V_{DD} = 15V$, $V_{FD} = 0.9V$
- $V_{BS(\min)} = 13.5V$, $V_{LS} = 0.1V$

$$t_{charge} \geq 4.7\mu F \times 40\Omega \times \frac{1}{0.5} \times \ln\left(\frac{15V}{15V - 13.5V - 0.9V - 0.1V}\right) \approx 1.1ms$$

In order to ensure safety, it is recommended that the charging time must be at least three times longer than the calculated value.

Example 2: The minimum value of the bootstrap capacitor

Conditions:

- $\Delta V = 0.1V$, $I_{leak} = 1mA$




Figure 22 Bootstrap capacitance as a function of the switching frequency

Figure 22 shows the curve corresponding to equation (5) for a continuous sinusoidal modulation, if the voltage ripple ΔV_{BS} is 0.1V. The recommended bootstrap capacitance for a continuous sinusoidal modulation method is therefore in the range of up to $4.7\mu F$ for most switching frequencies. In other PWM method case like a discontinuous sinusoidal modulation, the t_{charge} must be set the longest period of the low side IGBT off.

Note that this result is only an example. It is recommended that the system design considers the actual control pattern and lifetime of the used components.

Thermal System Design

7 Thermal System Design

7.1 Introduction

The thermal design of a system is a key issue of CIPOS™ Mini included in electronic systems such as drives. In order to avoid overheating and / or to increase the reliability, two design criteria are of importance:

- Low power losses
- Low thermal resistance from junction to ambient

The first criterion is already fulfilled when choosing CIPOS™ Mini as intelligent power module for the application. To get the most out of the system a proper heat sink choice is necessary. A good thermal design either allows to maximize the power or to increase the reliability of the system (by reducing the maximum temperature). This application note will give a short introduction to power losses and heat sinks, helping to understand the mode of operation and to find the right heat sink for a specific application.

For the thermal design, one needs:

- The maximum power losses $P_{sw,i}$ of each power switch
- The maximum junction temperature $T_{J,max}$ of the power semiconductors
- The junction to ambient thermal resistance impedance $Z_{th,J-A}$. For stationary considerations the static thermal resistance $R_{th,J-A}$ is sufficient. This thermal resistance comprises the junction to case thermal resistance $R_{th,J-C}$ as provided in datasheets, the case to heat sink thermal resistance $R_{th,C-HS}$ accounting for the heat flow through the thermal interface material between heat sink and the power module and the heatsink to ambient thermal resistance $R_{th,HS-A}$. Each thermal resistance can be extended to its corresponding thermal impedance by adding the thermal capacitances.
- The maximum allowable ambient temperature $T_{A,max}$

Furthermore all heat flow paths need to be identified. Figure 23 presents a typical simplified equivalent circuit for the thermal network. This circuit is simplified as it omits thermal capacitances and typically negligible heat paths such as the heat transfer from the module surface directly to the ambient via convection and radiation.




Figure 23 Simplified thermal equivalent circuit

Thermal System Design

7.2 Power loss

The total power losses in the CIPOS™ Mini are composed of conduction and switching losses in the IGBTs and diodes. The loss during the turn-off steady state can be ignored because it is very small amount and has little effect on increasing the temperature in the device. The conduction loss depends on the dc electrical characteristics of the device i.e. saturation voltage. Therefore, it is a function of the conduction current and the device's junction temperature. On the other hand the switching loss is determined by the dynamic characteristics like turn-on/off time and over-voltage/current. Hence, in order to obtain the accurate switching loss, the DC-link voltage of the system, the applied switching frequency and the power circuit layout in addition to the current and temperature should be considered.

In this chapter, based on a PWM-inverter system for motor control applications, detailed equations are shown to calculate both losses of the CIPOS™ Mini for a 3-phase continuous sinusoidal PWM. For other cases like 3-phase discontinuous PWMs, please refer to [4].

7.2.1 Conduction losses

The typical characteristics of forward drop voltage are approximated by the following linear equation for the IGBT and the diode, respectively.

$$\begin{aligned} V_{\text{IGBT}} &= V_I + R_I \cdot i \\ V_{\text{DIODE}} &= V_D + R_D \cdot i \end{aligned} \quad (6)$$

- V_I = Threshold voltage of IGBT
- V_D = Threshold voltage of monolithic body diode
- R_I = on-state slope resistance of IGBT
- R_D = on-state slope resistance of monolithic body diode

Assuming that the switching frequency is high, the output current of the PWM-inverter can be assumed to be sinusoidal. That is,

$$i = I_{\text{peak}} \cos(\theta - \phi) \quad (7)$$

Where, ϕ is the phase-angle difference between output voltage and current. Using equations (6) and (7), the conduction loss of one IGBT and its monolithic body diode can be obtained as follows.

$$P_{\text{con.I}} = \frac{1}{2\pi} \int_0^\pi \xi (V_{\text{IGBT}} \times i) d\theta = \frac{I_{\text{peak}}}{2\pi} V_I + \frac{I_{\text{peak}}}{8} V_I M I \cos \phi + \frac{I_{\text{peak}}^2}{8} R_I + \frac{I_{\text{peak}}^2}{3\pi} R_I M I \cos \phi \quad (8)$$

$$P_{\text{con.D}} = \frac{1}{2\pi} \int_0^\pi (1 - \xi) (V_{\text{DIODE}} \times i) d\theta = \frac{I_{\text{peak}}}{2\pi} V_D - \frac{I_{\text{peak}}}{8} V_D M I \cos \phi + \frac{I_{\text{peak}}^2}{8} R_D - \frac{I_{\text{peak}}^2}{3\pi} R_D M I \cos \phi \quad (9)$$

$$P_{\text{con}} = P_{\text{con.I}} + P_{\text{con.D}} \quad (10)$$

Where ξ is the duty cycle in the given PWM method.

$$\xi = \frac{1 + M I \cos \theta}{2} \quad (11)$$

Where, MI is the PWM modulation index (MI, defined as the peak phase voltage divided by the half of dc link voltage).

It should be noted that the total inverter conduction losses are six times of the P_{con} .

Thermal System Design

7.2.2 Switching losses

Different devices have different switching characteristics and they also vary according to the handled voltage/current and the operating temperature/frequency. However, the turn-on/off loss energy (Joule) can be experimentally measured indirectly by multiplying the current and voltage and integrating over time, under a given circumstance. Therefore the linear dependency of the switching energy loss on the switched-current is expressed during one switching period as follows.

$$\text{Switching energy loss} = (E_I + E_D) \times i \text{ [joule]} \quad (12)$$

$$E_I = E_{I,ON} + E_{I,OFF} \quad (13)$$

$$E_D = E_{D,ON} + E_{D,OFF} \quad (14)$$

Where, E_I is the switching loss energy of the IGBT and E_D is for its monolithic body diode. E_I and E_D can be considered a constant approximately.

As mentioned in the equation (7), the output current can be considered a sinusoidal waveform and the switching loss occurs every PWM period for the continuous PWM schemes. Therefore, depending on the switching frequency f_{sw} , the switching loss of one device is the following equation (15).

$$P_{sw} = \frac{1}{2\pi} \int_0^{\pi} (E_I + E_D) i f_{sw} d\phi = \frac{(E_I + E_D) f_{sw} I_{peak}}{\pi} \quad (15)$$

Where, E_I is a unique constant of IGBT related to the switching energy and different IGBT have different E_I value. E_D is one for diode. Those should be derived by experimental measurement. From the equation (15), it should be noted that the switching losses are a linear function of current and directly proportional to the switching frequency.

7.3 Thermal impedance

In practical operation, the power loss P_D is cyclic and therefore the transient impedance needs to be considered. The thermal impedance is typically represented by a RC equivalent circuit as shown in Figure 24. For pulsed power loss, the thermal capacitance effect delays the rise in junction temperature, and thus permits a heavier loading of the CIPOS™ Mini. Figure 25 shows thermal impedance from junction to case curves of IGCM10F60zA. The thermal resistance goes into saturation in about 10 seconds. Other kinds of CIPOS™ Mini also show similar characteristics.




Figure 24 Thermal impedance RC equivalent circuit

Thermal System Design




Figure 25 Thermal impedance curves (IGCM10F60zA)

7.4 Temperature rise considerations and calculation example

The simulator CIPOSIM allows calculating power losses and temperature profiles for a constant case temperature. The result of loss calculation using the typical characteristics is shown in Figure 26 as “Effective current versus carrier frequency characteristics” (for $V_{PN}=300V$, $V_{DD}=15V$, $V_{CE(sat)}=\text{typical}$, Switching loss=typical, $T_j=150^\circ\text{C}$, $T_c=100^\circ\text{C}$, $R_{th(j-c)} = \text{Max.}$, P.F=0.8, 3-phase continuous PWM modulation, 60Hz sine waveform output).




Figure 26 Effective current – carrier frequency characteristics of IGCM10F60zA [5]

Figure 26 shows an example of an inverter operated under the condition of $T_c=100^\circ\text{C}$. It indicates the effective current I_o which can be output when the junction temperature T_j rises to the maximum junction temperature of 150°C (up to which the CIPOS™ Mini operates safely).

Thermal System Design

7.5 Heat sink selection guide

7.5.1 Required heat sink performance

If the power losses $P_{sw,i}$, $R_{th,J-C}$ and the maximum ambient temperature are known, the required thermal resistance of the heat sink and the thermal interface material can be calculated according to Figure 24 from,

$$T_{J,max} = T_{A,max} + \sum_i P_{sw,i} \cdot R_{th,HS-A} + \sum_i P_{sw,i} \cdot R_{th,C-HS} + \text{Max}(P_{sw,i} \cdot R_{th,JC,i}) \quad (16)$$

For three phase bridges one can simply assume that all power switches dissipate the same power and they all have the same $R_{th,J-C}$. This leads to the required thermal resistance from case to ambient.

$$R_{th,C-A} = R_{th,C-HS} + R_{th,HS-A} = \frac{T_{J,max} - P_{sw} \cdot R_{th,JC} - T_{A,max}}{\sum P_{sw}} \quad (17)$$

For example, the power switches of a washing machine drive dissipate 3.5W maximum each, the maximum ambient temperature is 50°C, the maximum junction temperature is 150°C and $R_{th,JC}$ is 3K/W. It results in,

$$R_{th,C-A} \leq \frac{150°C - 3.5W \cdot 3 \frac{K}{W} - 50°C}{6 \cdot 3.5W} = 4.3 \frac{K}{W}$$

If the heat sink temperature shall be limited to 100°C, an even lower thermal resistance is required:

$$R_{th,C-A} \leq \frac{100°C - 50°C}{6 \cdot 3.5W} = 2.4 \frac{K}{W}$$

Smaller heat sinks with higher thermal resistances may be acceptable if the maximum power is only required for a short time (times below the time constant of the thermal resistance and the thermal capacitance). However, this requires a detailed analysis of the transient power and temperature profiles. The larger the heat sink the larger it's thermal capacitance the longer does it take to heat up the heat sink.

7.5.2 Heat sink characteristics

Heat sinks are characterized by three parameters:

- Heat transfer from the power source to heat sink
- Heat transfer within the heat sink (to all the surfaces of the heat sink)
- Heat transfer from heat sink surfaces to ambient

7.5.2.1 Heat transfer from heat source to heat sink

There are two factors which need to be considered in order to provide a good thermal contact between power source and heat sink:

- **Flatness of the contact area**
 - Due to the unevenness of surfaces, a thermal interface material needs to be supplied between heat source and heat sink. However, such materials have a rather low thermal conductivity (<10K/W). Hence these materials should be as thin as possible. On the other hand, they need to fill out the space between heat source and heat sink. Therefore, the unevenness of the heat sink should be as low as possible. In addition, the particle size of the interface material must fit to the roughness of the module and the heat sink surfaces. Too large particle will unnecessarily increase the thickness of the interface layer and hence will increase the thermal resistance. Too small particles will not provide a good contact between the two surfaces and will lead to a higher thermal resistance as well.
- **Mounting pressure**

Thermal System Design

- The higher the mounting pressure the better the interface material disperses and excessive interface material squeezes out resulting in a thinner interface layer with a lower thermal resistance.

7.5.2.2 Heat transfer within the heat sink

The heat transfer within the heat sink is mainly determined by:

- **Heat sink material**
 - The material needs to be a good thermal conductor. Most heat sinks are made of aluminum ($\lambda \approx 200\text{W}/(\text{m}^*\text{K})$). Copper is heavier and more expensive but also nearly twice as efficient ($\lambda \approx 400\text{W}/(\text{m}^*\text{K})$).
- **Fin thickness**
 - If the fins are too thin, the thermal resistance from heat source to fin is too high and the efficiency of the fin decreases. Hence it does not make sense to make the fins as thin as possible in order to spent more fins and therefore to increase the surface area.

7.5.2.3 Heat transfer from heat sink surface to ambient

The heat transfers to the ambient mainly by convection. The corresponding thermal resistance is defined as

$$R_{th,conv} = \frac{1}{\alpha \cdot A} \quad (18)$$

Where α is the heat transfer coefficient and A is the surface area.

Hence there are two important parameters:

- **Surface area:** Heat sinks require a huge surface area in order to easily transfer the heat to the ambient. However, as the heat source is assumed to be concentrated at a point and not uniformly distributed, the total thermal resistance of a heat sink does not change linearly with length. Also, increasing the surface area by increasing the number of fins does not necessarily reduce the thermal resistance as discussed in section 7.5.2.2.
- **Heat transfer coefficient (aerodynamics):** This coefficient is strongly depending on the air flow velocity as shown in Figure 27. If there is no externally induced flow one speaks of natural convection, otherwise it's forced convection. Heat sinks with very small fin spacing do not allow a good air flow. If a fan is used, the fin gap may be lower than for natural convection as the fan forces the air through the space between the fins.




Figure 27 Thermal resistance as a function of the air flow velocity

Furthermore, in case of natural convection the heat sink efficiency depends on the temperature difference of heat sink and ambient (i.e. on the dissipated power). Some manufacturers, like Aavid thermalloy, provide a correction table which allows calculating the thermal resistance depending on the temperature difference. Figure 28 shows the

Thermal System Design

heat sink efficiency degradation for natural convection as provided in [6]. Please note that the thermal resistance is 25% higher at 30W than at 75W.




Figure 28 Correction factors for temperature

The positioning of the heat sink plays also an important role for the aerodynamics. In case of natural convection the best mounting attitude is with vertical fins as the heated air tends to move upwards due to buoyancy. Furthermore, one should make sure that there are no significant obstructions impeding the air flow.

Radiation occurs as well supporting the heat transfer from heat sink to ambient. In order to increase radiated heat one can use anodized heat sinks with a black surface. However, this decreases the thermal resistance of the heat sink only by a few percent in case of natural convection. Radiated heat is negligible in case of forced convection. Hence blank heat sinks can be used if there isn't a fan used with the heat sink.

The discussions in this section clearly show that there cannot be a single thermal resistance value assigned to a certain heat sink.

7.5.3 Selecting a heat sink

Unfortunately there are no straightforward recipes for selecting heat sinks. Finding a sufficient heat sink will include an iterative process of choosing and testing heat sinks. In order to get a first rough estimation of the required volume of the heat sink, one can start with estimated volumetric thermal resistances as given in Table 18 (Taken from [7]). This table gives only a first clue as the actual resistance may vary depending on many parameters like actual dimensions, type and orientation etc.

Table 18 Volumetric thermal resistance

Flow conditions [m/s]	Volumetric Resistance [cm ³ °C/W]
Natural Convection	500 ~ 800
1.0	150 ~ 250
2.5	80 ~ 150
5.0	50 ~ 80

One can roughly assume that the volume of a heat sink needs to be quadrupled in order to half its thermal resistance. This gives a hint whether natural convection is sufficient for the available space or forced convection is required.

In order to get an optimized heat sink for a given application, one needs to contact heat sink manufacturers or consultants. Further hints and references can be found in [8].

Thermal System Design

When contacting heat sink manufacturers in order to find a suited heat sink, please take care under which conditions the given thermal resistance values are valid. They might be given either for a point source or for a heat source which is evenly distributed over the entire base area of the heat sink. Also take care that the fin spacing is optimized for the corresponding flow conditions.

Heat Sink Mounting and Handling Guidelines

8 Heat Sink Mounting and Handling Guidelines

8.1 Heat sink mounting

8.1.1 General guidelines

An adequate heat sinking capability of the CIPOS™ Mini is only achievable, if it is suitably mounted. This is the fundamental requirement in order to meet the electrical and thermal performance of the module. The following general points should be observed when mounting CIPOS™ Mini on a heat sink. Verify the following points related to the heat sink:

- a) There must be no burrs on aluminum or copper heat sinks.
- b) Screw holes must be countersunk.
- c) There must be no unevenness or scratches in the heat sink.
- d) The surface of the module must be completely in contact with the heat sink.
- e) There must be no oxidation nor stain or burrs on the heat sink surface.

To improve the thermal conductivity, apply silicone grease to the contact surface between the CIPOS™ Mini and heat sink. Spread a homogenous layer of silicone grease with a thickness of 100 μ m over the CIPOS™ Mini substrate surface. Non-planar surfaces of the heat sink may require a thicker layer of thermal grease. Please refer here to the specifications of the heat sink manufacturer. It is important to note here, that the heat sink covers the complete backside of the module. There may be different functional behavior, if there is a portion of the backside of the module, which is not in contact with the heat sink.

To prevent a loss of heat dissipation effect due to warping of the substrate, tighten down the mounting screws gradually and sequentially while maintaining a left/right balance in pressure applied.

It must be assured by design of the application PCB, that the plane of the back side of the module and the plane of the heat sink are parallel in order to achieve minimal tensions of the package and an optimal contact of the module with the heat sink. Please refer to the mechanical specifications of the module given in the datasheets.

It is basics of good engineering to verify the function and thermal conditions by means of detailed measurements. It is best to use a final application inverter system, which is assembled with the final production process. This helps to achieve high quality applications.

8.1.1.1 Recommended tightening torque


As shown in Table 19, the tightening torque of M3 screws is specified for typically $MS = 0.69\text{N}\cdot\text{m}$ and maximum $MS = 0.78\text{N}\cdot\text{m}$. The screw holes must be centered to the screw openings of the mold compound, so that the screws do not contact the mold compound. If an insulating sheet is used, use a sheet larger than the CIPOS™ Mini, and it should be aligned accurately when attached. It is important to ensure, that no air is enclosed by the insulating sheet. Generally speaking, insulating sheets are used in the following cases:

- When the ability of withstanding primary and secondary voltages is required, to achieve required safety standard against a hazardous situation.
- When the CIPOS™ Mini IPM must be insulated from the heat sink.
- When measuring the module, to reduce radiated noise or eliminate other signal related problems.


Heat Sink Mounting and Handling Guidelines

Table 19 Mechanical characteristics and ratings

Item	Condition	Package type	Limits			Unit
			Min.	Typ.	Max.	
Mounting Torque	Mounting Screw : M3	Fullpack	0.59	0.69	0.78	N·m
		DCB	0.49	-	0.78	
Device Flatness	(Note Figure 29)		-50	-	+100	μm
Heat Sink Flatness	(Note Figure 30)		0	-	+100	μm
Weight		Fullpack	-	6.15	-	g
		DCB	-	6.58	-	



(a) Fullpack type



(b) DCB type

Figure 29 Device flatness measurement position




Figure 30 Heatsink flatness measurement position

Heat Sink Mounting and Handling Guidelines

8.1.1.2 Screw tightening to heat sink

The tightening of the screws is the main process of attaching the module to the heat sink. It is assumed that an interface pad is attached to the heat sink surface, which extends to the edge of the module and is located for the fixing holes. It is recommended that M3 fixing screws are used in conjunction with a spring washer and a plain washer. The spring washer must be assembled between the plain washer and the screw head. The screw torque must be monitored by the fixing tool.

Tightening Process:

- Align module with the fixing holes.
- Insert screw A with washers to touch only position (pre screwing).
- Insert screw B with washers (pre screwing).
- Tighten screw A to final torque.
- Tighten screw B to final torque.

Note: The pre screwing torque is set to 20~30% of maximum torque rating.




Figure 31 Recommended screw tightening order : Pre screwing A → B, Final screwing A → B


Heat Sink Mounting and Handling Guidelines

8.1.1.3 Mounting Screw

When we attach module to heatsink, we recommend M3 SEMS screw (JIS B1256/JIS B1188) as Table 20.

Table 20 Recommended screw specification (Typical)

Size	Thread Pitch	Screw Dimensions		Flat Washer		Spring Washer	
		A Head Diameter	H Head Height	D Outer Diameter	W Thickness	D1 Outside Diameter	B x T
M3	0.5	5.2	2.0	7.0	0.5	5	1.1 x 0.7



8.1.2 Recommended heat sink shape and system mechanical structure

A shock or vibration through PCB or heat sink might cause the crack of the package mounted on the heat sink. To avoid a broken or cracked package and to endure shock or vibration through PCB or heat sink, a heat sink shape is recommended as shown in Figure 32. The heat sink needs to be fixed to the PCB with screws or eyelets. In mass production stage, the process sequence for system assembly in terms of device soldering on PCB, heat sink mounting and casing etc., should be taken into account to avoid mechanical stress on the device pins, package mold compound, heat sink and system enclosure etc.




Figure 32 Recommended heat sink shape

Heat Sink Mounting and Handling Guidelines

8.2 Handling guide line

When installing a module to a heat sink, excessive uneven tightening force might apply stress to inside chips, which will lead to a broken or degradation of the device. An example of recommended fastening order is shown in Figure 31.

- Do not over torque when mounting the screws. Excessive mounting torque may cause damage to module hole as well as damage to the screw and heat sink.
- Avoid one-side tightening stress. Uneven mounting can cause the module hole to be damaged.

To get effective heat dissipation, it is necessary to enlarge the contact area as much as possible, which minimizes the contact thermal resistance.

Properly, apply thermal conductive grease over the contact surface between the module and the heat sink, which is also useful for preventing the contact surface from corrosion. Furthermore the grease should be with stable quality and long term endurance within wide operating temperature range. Use a torque wrench to tighten to the specified torque rating. Exceeding the maximum torque limitation might cause a module to be damaged or degraded. Pay attention not to have any dirt remaining on the contact surface between the module and the heat sink. All equipment, which is used to handle or mount CIPOS™ Mini IPM must comply with the relevant ESD standards. This includes e.g. transportation, storage and assembly. The module itself is an ESD sensitive device. It may therefore be damaged in case of ESD shocks.

Don't shake and handle by grabbing only the heat sink, and especially don't shock to PCB by grabbing only the heat sink. That might cause package cracking or a broken package.

8.3 Storage guideline

8.3.1 Recommended storage conditions

Temperature: 5 ~ 35 °C

Relative humidity: 45 ~ 75%

- Avoid leaving the CIPOS™ Mini IPM exposed to moisture or direct sunlight. Especially, be careful during periods of rain or snow.
- Use storage areas where there is minimal temperature fluctuation.

Rapid temperature changes can cause moisture condensation on the stored CIPOS™ Mini IPM, resulting in lead oxidation or corrosion as a result, leading to degraded solderability.

- Do not allow the CIPOS™ Mini IPM to be exposed to corrosive gasses or dusty conditions.
- Do not allow excessive external forces or loads to be applied to the CIPOS™ Mini IPM while they are in storage.

References

9 References

1. [1] H. Ruething, F. Hille, F.-J. Niedernostheide, H.-J. Schulze, B. Brunner, "600V Reverse Conducting (RC-) IGBT for drives Applications in Ultra-Thin Wafer Technology", ISPSD 2007
2. [2] R. Keggenhoff, Z. Liang, Andre Arens, P. Kanschat, R. Rudolf. 'Novel SOI Driver for Low Power Drive Applications', Power Systems Design Europe Nov. 2005
3. [3] W. Frank, J. Oehmen, A. Arens, D. Chung, J. Lee, "A new intelligent power module for home appliances", Proceedings of PCIM 2009, Nuremberg, Germany
4. [4] D. Chung, S. Sul, "Minimum-Loss Strategy for three-Phase PWM Rectifier", IEEE Transactions on Industrial Electronics, Vol. 46, No. 3, June, 1999
5. [5] CIPOSIM - CIPOS™ Mini Simulator, Infineon Technologies Power Semitech, 2009
6. [6] Aavid Thermalloy, <http://www.aavidthermalloy.com/technical/correct.shtml>
7. [7] S. Lee, "How to select a heat sink", Electronics Coolings, Vol.1, No.1, June 1995
8. [8] Infineon Technologies, application note of 650V CoolMOS™ CFD2

Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition <2018-01-31>

Published by

**Infineon Technologies AG
81726 Munich, Germany**

**© 2018 Infineon Technologies AG.
All Rights Reserved.**

**Do you have a question about this
document?**

Email: erratum@infineon.com

**Document reference
AN2016-10 Application Note**

IMPORTANT NOTICE

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

Please note that this product is not qualified according to the AEC Q100 or AEC Q101 documents of the Automotive Electronics Council.

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.