



Lattice Avant Platform - Specifications

Advance Data Sheet

FPGA-DS-02112-0.74

March 2024

Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Inclusive Language

This document was created consistent with Lattice Semiconductor's inclusive language policy. In some cases, the language in underlying tools and other items may not yet have been updated. Please refer to Lattice's inclusive language [FAQ 6878](#) for a cross reference of terms. Note in some cases such as register names and state names it has been necessary to continue to utilize older terminology for compatibility.

Contents

Contents.....	3
Acronyms in This Document	6
1. Introduction	7
1.1. Specification Status for Avant Devices	7
2. DC and Switching Characteristics.....	8
2.1. Absolute Maximum Ratings	8
2.2. Recommended Operating Conditions	9
2.3. Power Supply Ramp Rates	10
2.3.1. Power Supply Sequencing	11
2.4. On-Chip Programmable Termination	11
2.5. ESD Performance.....	12
2.6. DC Electrical Characteristics (WRIO/HPIO).....	12
2.7. Supply Currents	13
2.8. sysI/O Recommended Operating Conditions	13
2.9. sysI/O Single-Ended DC Electrical Characteristics	14
2.10. sysI/O Differential DC Electrical Characteristics	16
2.10.1. LVDS.....	16
2.10.2. LVDSE (Output Only).....	17
2.10.3. SubLVDS (Input Only)	17
2.10.4. SubLVDSE (Output Only).....	18
2.10.5. SLVS	19
2.10.6. Soft MIPI D-PHY	20
2.10.7. Differential SSTL135D (Output Only).....	23
2.10.8. Differential HSUL12D (Output Only).....	23
2.10.9. Differential LVSTLD (Output Only).....	23
2.10.10. Differential POD11D/POD12D (Output Only)	23
2.11. Maximum sysI/O Buffer Speed.....	23
2.12. Typical Building Block Function Performance	25
2.13. LMMI	26
2.14. Derating Timing Tables.....	26
2.15. External Switching Characteristics	26
2.16. sysCLOCK PLL Timing	37
2.17. Internal Oscillators Characteristics.....	37
2.18. Hardened PCIe Characteristics	38
2.18.1. PCIe (2.5 Gbps)	38
2.18.2. PCIe (5 Gbps)	39
2.18.3. PCIe (8 Gbps)	40
2.18.4. PCIe (16 Gbps)	43
2.18.5. PCIe Reference Clock Requirements	45
2.19. sysCONFIG Port Timing Specifications.....	46
2.20. JTAG Port Timing Specifications	51
2.21. Switching Test Conditions	52
References	54
Technical Support Assistance	55
Revision History	56

Figures

Figure 2.1. On-Chip Termination	11
Figure 2.2. LVDSE Output Termination Example	17
Figure 2.3. SubLVDS Input Interface	18
Figure 2.4. SubLVDS Output Interface	18
Figure 2.5. SLVS Interface	19
Figure 2.6. MIPI Interface	20
Figure 2.7. Receiver RX.CLK.Centered Waveforms	33
Figure 2.8. Receiver RX.CLK.Aligned and DDR Memory Input Waveforms	34
Figure 2.9. Transmit TX.CLK.Centered and DDR Memory Output Waveforms	34
Figure 2.10. Transmit TX.CLK.Aligned Waveforms	34
Figure 2.11. DDRX71 Video Timing Waveforms	35
Figure 2.12. Receiver DDRX71_RX Waveforms	35
Figure 2.13. Transmitter DDRX71_TX Waveforms	36
Figure 2.14. Controller SPI POR/REFRESH Timing	47
Figure 2.15. Target SPI POR/REFRESH Timing	48
Figure 2.16. Controller SPI PROGRAMN Timing	48
Figure 2.17. Target SPI PROGRAMN Timing	49
Figure 2.18. Controller SPI Configuration Timing	49
Figure 2.19. Target SPI Configuration Timing	50
Figure 2.20. Controller SPI Wake-Up Timing	50
Figure 2.21. Target SPI Wake-Up Timing	51
Figure 2.22. JTAG Port Timing Waveforms	52
Figure 2.23. Output Test Load, LVTTTL and LVCMOS Standards	52

Tables

Table 1.1. Specification Status for Avant Devices	7
Table 2.1. Absolute Maximum Ratings for Avant-AT-G/X Devices	8
Table 2.2. Absolute Maximum Ratings for Avant-AT-E Devices	8
Table 2.3. Recommended Operating Conditions for Avant-AT-G/X Devices ^{1, 2, 3}	9
Table 2.4. Recommended Operating Conditions for Avant-AT-E Devices ^{1, 2, 3}	10
Table 2.5. Power Supply Ramp Rates	10
Table 2.6. On-Chip Termination Options for Input Modes	11
Table 2.7. DC Electrical Characteristics – Wide Range	12
Table 2.8. DC Electrical Characteristics – High Performance	12
Table 2.9. Capacitors – Wide Range	13
Table 2.10. Capacitors – High Performance	13
Table 2.11. Single Ended Input Hysteresis – Wide Range	13
Table 2.12. Single Ended Input Hysteresis – High Performance	13
Table 2.13. sysI/O Recommended Operating Conditions	13
Table 2.14. sysI/O DC Electrical Characteristics – Wide Range I/O	14
Table 2.15. sysI/O DC Electrical Characteristics – High Performance I/O	15
Table 2.16. I/O Resistance Characteristics	15
Table 2.17. LVDS DC Electrical Characteristics ¹	16
Table 2.18. LVDS25E DC Conditions	17
Table 2.19. SubLVDS Input DC Electrical Characteristics	17
Table 2.20. SubLVDS Output DC Electrical Characteristics	18
Table 2.21. SLVS Input DC Characteristics	19
Table 2.22. SLVS Output DC Characteristics	19
Table 2.23. Soft D-PHY Input Timing and Levels	21

Table 2.24. Soft D-PHY Output Timing and Levels	22
Table 2.25. Soft D-PHY Clock Signal Specification.....	22
Table 2.26. Soft D-PHY Data-Clock Timing Specifications	23
Table 2.27. Avant Maximum I/O Buffer Speed	23
Table 2.28. Pin-to-Pin Performance.....	25
Table 2.29. Register-to-Register Performance.....	25
Table 2.30. LMMI F _{MAX} Summary for Avant-AT-G/X Devices	26
Table 2.31. LMMI F _{MAX} Summary for Avant-AT-E Devices	26
Table 2.32. Avant External Switching Characteristics (V _{CC} = 0.82 V).....	26
Table 2.33. sysCLOCK PLL Timing (V _{CC} = 0.82 V).....	37
Table 2.34. Internal Oscillators (V _{CCa} = 0.8 V, V _{CCauxa} = 1.8 V).....	37
Table 2.35. PCIe (2.5 Gbps)	38
Table 2.36. PCIe (5 Gbps)	39
Table 2.37. PCIe (8 Gbps)	40
Table 2.38. PCIe (16 Gbps)	43
Table 2.39. PCIe REFCLK DC Specifications and AC Timing Requirements.....	45
Table 2.40. Avant sysCONFIG Port Timing Specifications	46
Table 2.41. JTAG Port Timing Specifications	51
Table 2.42. Test Fixture Required Components, Non-Terminated Interfaces	53

Acronyms in This Document

A list of acronyms used in this document.

Acronym	Definition
DC	Direct Current
HPIO	High Speed I/O
LVDS	Low-voltage Differential Signaling
LVDSE	Emulated LVDS
SLVS	Scalable Low Voltage Signaling
WRIO	Wide Range I/O

1. Introduction

This Lattice Avant™ Data Sheet includes the electrical characteristics, configuration specifications, and timing information. This data sheet progresses with increasing levels of accuracy through stages advance, preliminary, and final. Until the data sheet status for a device reaches final, the specifications included in this document are subject to change without prior notice. Refer to [Lattice Avant Platform – Overview Data Sheet \(FPGA-DS-02107\)](#) for related information.

Note: PCIe is supported in Avant-AT-G/X devices.

1.1. Specification Status for Avant Devices

Table 1.1. Specification Status for Avant Devices

Device		Package	Grade	Status
Avant-AT-E	LAV-AT-E70	LFG1156 and LFG676	Commercial/Industrial	Preliminary
	LAV-AT-E70	CSG841 and CBG484	Commercial/Industrial	Advance
	LAV-AT-E50	CBG484	Commercial/Industrial	Advance
	LAV-AT-E30	CBG484 and ASG410	Commercial/Industrial	Advance
Avant-AT-G	LAV-AT-G70	LFG1156, LFG676, and CSG841	Commercial/Industrial	Advance
	LAV-AT-G50	LFG676, LBG484, and CBG484	Commercial/Industrial	Advance
	LAV-AT-G30	LFG676, LBG484, and ASG410	Commercial/Industrial	Advance
Avant-AT-X	LAV-AT-X70	LFG1156, LFG676, and CSG841	Commercial/Industrial	Advance
	LAV-AT-X50	LFG676, LBG484, and CSG484	Commercial/Industrial	Advance
	LAV-AT-X30	LFG676, LBG484, and ASG410	Commercial/Industrial	Advance

2. DC and Switching Characteristics

All specifications in this section are characterized within recommended operating conditions unless otherwise specified.

2.1. Absolute Maximum Ratings

Table 2.1. Absolute Maximum Ratings for Avant-AT-G/X Devices

Symbol	Parameter	Min	Max	Unit
V_{CC} , V_{CCCLK} , V_{CCHP} , V_{CCA_PLL}	Supply Voltage	-0.5	0.90	V
V_{CCAUX} , V_{CCAUXA}	Supply Voltage	-0.5	1.98	V
V_{CC_BAT}	Supply Voltage	-0.5	1.65	V
$V_{CCIO0, 1, 2, 12, 13, 14}$	I/O Supply Voltage	-0.5	3.63	V
$V_{CCIO3, 4, 5, 6, 7, 8, 9, 10, 11}$	I/O Supply Voltage	-0.5	1.98	V
$V_{CCA_MPQ0, 1, 2, 3, 4, 5, 6}$	SerDes Supply Voltage	-0.5	0.99	V
$V_{CCH_MPQ0, 1, 2, 3, 4, 5, 6}$	SerDes Supply Voltage	-0.5	1.98	V
—	Input or I/O Voltage Applied, Bank 0, Bank 1, Bank 2, Bank 12, Bank 13, Bank 14	-0.5	3.63	V
—	Input or I/O Voltage Applied, Bank 3, Bank 4, Bank 5, Bank 6, Bank 7, Bank 8, Bank 9, Bank 10, Bank 11	-0.5	1.98	V
—	Voltage Applied on SerDes Pins	-0.5	1.98	V
T_A	Storage Temperature (Ambient)	-65	+150	°C
T_J	Junction Temperature	—	+125	°C

Table 2.2. Absolute Maximum Ratings for Avant-AT-E Devices

Symbol	Parameter	Min	Max	Unit
V_{CC} , V_{CCCLK} , V_{CCHP} , V_{CCA_PLL} , V_{CCJB}	Supply Voltage	-0.5	0.90	V
V_{CCAUX} , V_{CCAUXA}	Supply Voltage	-0.5	1.98	V
V_{CC_BAT}	Supply Voltage	-0.5	1.65	V
$V_{CCIO0, 1, 2, 12, 13, 14}$	I/O Supply Voltage	-0.5	3.63	V
$V_{CCIO3, 4, 5, 6, 7, 8, 9, 10, 11}$	I/O Supply Voltage	-0.5	1.98	V
—	Input or I/O Voltage Applied, Bank 0, Bank 1, Bank 2, Bank 12, Bank 13, Bank 14	-0.5	3.63	V
—	Input or I/O Voltage Applied, Bank 3, Bank 4, Bank 5, Bank 6, Bank 7, Bank 8, Bank 9, Bank 10, Bank 11	-0.5	1.98	V
T_A	Storage Temperature (Ambient)	-65	+150	°C
T_J	Junction Temperature	—	+125	°C

Notes:

1. Stress above those listed under the *Absolute Maximum Ratings* may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
2. Compliance with the Lattice [Thermal Management](#) document is required.
3. All voltages referenced to GND.
4. All V_{CCAUX} should be connected on PCB.

2.2. Recommended Operating Conditions

Table 2.3. Recommended Operating Conditions for Avant-AT-G/X Devices^{1, 2, 3}

Symbol	Parameter	Conditions	Min	Typ.	Max	Unit
$V_{CC}, V_{CCCLK}, V_{CCHP}, V_{CCA_PLL}$	Core Supply Voltage	—	0.795	0.82	0.845	V
V_{CCAUX}, V_{CCAUXA}	Auxiliary Supply Voltage	—	1.746	1.80	1.854	V
V_{CC_BAT}	Supply Voltage	—	1.0	1.50	1.55	V
V_{CCIO}	I/O Driver Supply Voltage	$V_{CCIO} = 3.3$ V, Bank 0, Bank 1, Bank 2, Bank 12, Bank 13, Bank 14	3.201	3.30	3.399	V
		$V_{CCIO} = 2.5$ V, Bank 0, Bank 1, Bank 2, Bank 12, Bank 13, Bank 14	2.425	2.50	2.575	V
		$V_{CCIO} = 1.8$ V, All Banks	1.746	1.80	1.854	V
		$V_{CCIO} = 1.5$ V, Bank 3, Bank 4, Bank 5, Bank 6, Bank 7, Bank 8, Bank 9, Bank 10, Bank 11	1.455	1.50	1.545	V
		$V_{CCIO} = 1.35$ V, Bank 3, Bank 4, Bank 5, Bank 6, Bank 7, Bank 8, Bank 9, Bank 10, Bank 11	1.310	1.35	1.391	V
		$V_{CCIO} = 1.2$ V, All Banks	1.164	1.20	1.236	V
		$V_{CCIO} = 1.1$ V, Bank 3, Bank 4, Bank 5, Bank 6, Bank 7, Bank 8, Bank 9, Bank 10, Bank 11	1.067	1.10	1.133	V
		$V_{CCIO} = 1.0$ V, Bank 3, Bank 4, Bank 5, Bank 6, Bank 7, Bank 8, Bank 9, Bank 10, Bank 11	0.97	1.0	1.03	V
		$V_{CCIO} = 0.9$ V, Bank 3, Bank 4, Bank 5, Bank 6, Bank 7, Bank 8, Bank 9, Bank 10, Bank 11	0.873	0.90	0.927	V
I_{IN}^4	ESD Diode Forward Current ⁵	—	—	—	10	mA
SerDes External Power Supplies						
$V_{CCA_MPQ0, 1, 2, 3, 4, 5, 6}$	SerDes Supply Voltage	Data rate ≤ 16 Gbps Data rate > 16 Gbps	0.776 0.873	0.80 0.90	0.824 0.927	V
$V_{CCH_MPQ0, 1, 2, 3, 4, 5, 6}$	SerDes Supply Voltage	Data rate ≤ 16 Gbps Data rate > 16 Gbps	1.455 1.746	1.50 1.80	1.545 1.854	V
Operating Temperature						
t_{JCOM}	Junction Temperature, Commercial Operation	—	0	—	85	°C
t_{JIND}	Junction Temperature, Industrial Operation	—	–40	—	100	°C

Notes:

- For correct operation, all supplies must be held in their valid operation voltage range.
- All supplies with same voltage should be from the same voltage source. Proper isolation filters are needed to properly isolate noise from each other.
- Common supply rails must be tied together except SerDes.
- An average of eight (8) mA per I/O across an I/O bank should not be exceeded.
- Current through any pin when the ESD protection diode is forward biased. The ESD protection diode should not be used in the forward bias condition for extended periods. Lifetime use of ESD protection diode should not exceed 1%.

Table 2.4. Recommended Operating Conditions for Avant-AT-E Devices ^{1, 2, 3}

Symbol	Parameter	Conditions	Min	Typ.	Max	Unit
V_{CC} , V_{CCCLK} , V_{CCHP} , V_{CCA_PLL} , V_{CCJB}	Core Supply Voltage	—	0.795	0.82	0.845	V
V_{CCAUX} , V_{CCAUXA}	Auxiliary Supply Voltage	—	1.746	1.80	1.854	V
V_{CC_BAT}	Supply Voltage	—	1.00	1.50	1.55	V
V_{CCIO}	I/O Driver Supply Voltage	V_{CCIO} = 3.3 V, Bank 0, Bank 1, Bank 2, Bank 12, Bank 13, Bank 14	3.201	3.30	3.399	V
		V_{CCIO} = 2.5 V, Bank 0, Bank 1, Bank 2, Bank 12, Bank 13, Bank 14	2.425	2.50	2.575	V
		V_{CCIO} = 1.8 V, All Banks	1.746	1.80	1.854	V
		V_{CCIO} = 1.5 V, Bank 3, Bank 4, Bank 5, Bank 6, Bank 7, Bank 8, Bank 9, Bank 10, Bank 11	1.455	1.50	1.545	V
		V_{CCIO} = 1.35 V, Bank 3, Bank 4, Bank 5, Bank 6, Bank 7, Bank 8, Bank 9, Bank 10, Bank 11	1.310	1.35	1.391	V
		V_{CCIO} = 1.2 V, All Banks	1.164	1.20	1.236	V
		V_{CCIO} = 1.1 V, Bank 3, Bank 4, Bank 5, Bank 6, Bank 7, Bank 8, Bank 9, Bank 10, Bank 11	1.067	1.10	1.133	V
		V_{CCIO} = 1.0 V, Bank 3, Bank 4, Bank 5, Bank 6, Bank 7, Bank 8, Bank 9, Bank 10, Bank 11	0.97	1.0	1.03	V
		V_{CCIO} = 0.9 V, Bank 3, Bank 4, Bank 5, Bank 6, Bank 7, Bank 8, Bank 9, Bank 10, Bank 11	0.873	0.90	0.927	V
Operating Temperature						
t_{JCOM}	Junction Temperature, Commercial Operation	—	0	—	85	°C
t_{JIND}	Junction Temperature, Industrial Operation	—	−40	—	100	°C

Notes:

- For correct operation, all supplies must be held in their valid operation voltage range.
- All supplies with same voltage should be from the same voltage source. Proper isolation filters are needed to properly isolate noise from each other.
- Common supply rails must be tied together.

2.3. Power Supply Ramp Rates

Table 2.5. Power Supply Ramp Rates

Symbol	Parameter	Min	Typ	Max	Unit
t_{RAMP}	Power Supply ramp rates for all supplies, non V_{CCIO} ¹	0.2	—	50	V/ms
t_{RAMPIO}	Power Supply ramp rates for all V_{CCIO} supplies ¹	0.2	—	50	V/ms

Notes:

- Assumes monotonic ramp rates.
- All supplies need to be in the operating range as defined in [Recommended Operating Conditions](#) when the device has completed configuration and entering into User Mode. Supplies that are not in the operating range needs to be adjusted to faster ramp rate, or you have to delay configuration or wake up.

2.3.1. Power Supply Sequencing

The Lattice Avant device does not require any specific power rail sequence, either for power-up or power-down*. This can significantly reduce power system cost and complexity.

***Note:** Except when using E70B with an external SPI configuration/boot flash with flash VCC greater than 1.8 V, then power sequencing is required: VCCIO1 must come up at least 300 μ s before VCC (core).

2.4. On-Chip Programmable Termination

The Avant devices support a variety of programmable on-chip terminations options including:

- Dynamically switchable Single-Ended Termination with programmable resistor values of 34 Ω , 40 Ω , 48 Ω , 60 Ω , 80 Ω , 120 Ω , or 240 Ω .
- Common mode termination of 100 Ω for differential inputs.




Figure 2.1. On-Chip Termination

See Table 2.6 for termination options for input modes.

Table 2.6. On-Chip Termination Options for Input Modes

IO_TYPE	Differential Termination Resistor ^{1, 2}	Terminate to $V_{CCIO}/2^{1, 2}$
LVDS	100, OFF	OFF
subLVDS	100, OFF	OFF
SLVS	100, OFF	OFF
MIPI_DPHY	100	OFF
SSTL135	OFF	OFF, 40, 60
SSTL135D	100, OFF	OFF
HSUL12	OFF	OFF, 40, 60
HSUL12D	100, OFF	OFF, 40, 60
LVSTL11_I	OFF	34, 40, 48, 60, 80, 120, 240
LVSTL11D_I	OFF	34, 40, 48, 60, 80, 120, 240
LVSTL11_II	OFF	34, 40, 48, 60, 80, 120, 240
LVSTL11D_II	OFF	34, 40, 48, 60, 80, 120, 240
POD11_I	OFF	34, 40, 48, 60, 80, 120, 240
POD11D_I	OFF	34, 40, 48, 60, 80, 120, 240
POD12_II	OFF	34, 40, 48, 60, 80, 120, 240
POD12D_II	OFF	34, 40, 48, 60, 80, 120, 240
SSTL135	OFF	OFF, 40, 60

Notes:

1. TERMINATE to $V_{CCIO}/2$ (Single-Ended) and DIFFERENTIAL TERMINATION RESISTOR when turned on can only have one setting per bank. Only bottom banks have this feature.
2. Use of TERMINATE to $V_{CCIO}/2$ and DIFFERENTIAL TERMINATION RESISTOR are mutually exclusive in an I/O bank. On-chip termination tolerance $-10\%/+60\%$.

Refer to [Lattice Avant sysI/O User Guide \(FPGA-TN-02297\)](#) for on-chip termination usage and value ranges.

2.5. ESD Performance

Refer to the Avant Product Family Qualification Summary for complete Commercial and Industrial grade qualification data, including ESD performance.

2.6. DC Electrical Characteristics (WRIO/HPIO)

Table 2.7. DC Electrical Characteristics – Wide Range

Symbol	Parameter	Condition	Min	Typ	Max	Unit
I_{IL}, I_{IH}^1	Input or I/O Leakage current (Commercial/Industrial)	$0 \leq V_{IN} \leq V_{CCIO}$	—	—	—	μA
I_{IH}^2	Input or I/O Leakage current	$V_{CCIO} \leq V_{IN} \leq V_{IH} \text{ (max)}$	—	—	—	μA
I_{PU}	I/O Weak Pull-up Resistor Current	$0 \leq V_{IN} \leq 0.7 \times V_{CCIO}$	—	—	—	μA
I_{PD}	I/O Weak Pull-down Resistor Current	$V_{IL} \text{ (max)} \leq V_{IN} \leq V_{CCIO}$	—	—	—	μA
I_{BHLS}	Bus Hold Low Sustaining Current	$V_{IN} = V_{IL} \text{ (max)}$	—	—	—	μA
I_{BHHS}	Bus Hold High Sustaining Current	$V_{IN} = 0.7 \times V_{CCIO}$	—	—	—	μA
I_{BHLO}	Bus hold low Overdrive Current	$0 \leq V_{IN} \leq V_{CCIO}$	—	—	—	μA
I_{BHHO}	Bus hold high Overdrive Current	$0 \leq V_{IN} \leq V_{CCIO}$	—	—	—	μA
V_{BHT}	Bus Hold Trip Points	—	$V_{IL} \text{ (max)}$	—	$V_{IH} \text{ (min)}$	V

Notes:

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output tri-stated. Bus Maintenance circuits are disabled.
2. The input leakage current I_{IH} is the worst case input leakage per GPIO when the pad signal is high and also higher than the bank V_{CCIO} . This is considered a mixed mode input.

Table 2.8. DC Electrical Characteristics – High Performance

Symbol	Parameter	Condition	Min	Typ	Max	Unit
I_{IL}, I_{IH}^1	Input or I/O Leakage	$0 \leq V_{IN} \leq V_{CCIO}$	—	—	—	μA
I_{PU}	I/O Weak Pull-up Resistor Current	$0 \leq V_{IN} \leq 0.7 \times V_{CCIO}$	—	—	—	μA
I_{PD}	I/O Weak Pull-down Resistor Current	$V_{IL} \text{ (max)} \leq V_{IN} \leq V_{CCIO}$	—	—	—	μA
I_{BHLS}	Bus Hold Low Sustaining Current	$V_{IN} = V_{IL} \text{ (max)}$	—	—	—	μA
I_{BHHS}	Bus Hold High Sustaining Current	$V_{IN} = 0.7 \times V_{CCIO}$	—	—	—	μA
I_{BHLO}	Bus hold low Overdrive Current	$0 \leq V_{IN} \leq V_{CCIO}$	—	—	—	μA
I_{BHHO}	Bus hold high Overdrive Current	$0 \leq V_{IN} \leq V_{CCIO}$	—	—	—	μA
V_{BHT}	Bus Hold Trip Points	—	$V_{IL} \text{ (max)}$	—	$V_{IH} \text{ (min)}$	V

Note: Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output tri-stated. Bus Maintenance circuits are disabled.

Table 2.9. Capacitors – Wide Range

Symbol	Parameter	Condition	Min	Typ	Max	Unit
C ₁ ¹	I/O Capacitance ¹	V _{CCIO} = 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, V _{CC} = typ., V _{IO} = 0 to V _{CCIO} + 0.2V	—	—	—	pF
C ₂ ¹	Dedicated Input Capacitance ¹	V _{CCIO} = 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, V _{CC} = typ., V _{IO} = 0 to V _{CCIO} + 0.2V	—	—	—	pF

Note:

1. T_A 25 °C, f = 1.0 MHz.

Table 2.10. Capacitors – High Performance

Symbol	Parameter	Condition	Min	Typ	Max	Unit
C ₁ ¹	I/O Capacitance ¹	V _{CCIO} = 1.8 V, 1.5 V, 1.2 V, V _{CC} = typ., V _{IO} = 0 to V _{CCIO} + 0.2V	—	—	—	pF
C ₂ ¹	Dedicated Input Capacitance ¹	V _{CCIO} = 1.8 V, 1.5 V, 1.2 V, V _{CC} = typ., V _{IO} = 0 to V _{CCIO} + 0.2V	—	—	—	pF

Note:

1. T_A 25 °C, f = 1.0 MHz.

Table 2.11. Single Ended Input Hysteresis – Wide Range

IO_TYPE	VCCIO	TYP Hysteresis
LVC MOS33	3.3 V	—
LVC MOS25	2.5 V	—
LVC MOS18	1.8 V	—
LVC MOS12	1.2 V	—

Table 2.12. Single Ended Input Hysteresis – High Performance

IO_TYPE	VCCIO	TYP Hysteresis
LVC MOS18	1.8 V	—
LVC MOS12	1.2 V	—
LVC MOS10	1.0 V	—
LVC MOS09	0.9 V	—

2.7. Supply Currents

For estimating and calculating current, use the Power Calculator in Lattice Design Software.

This operating and peak current is design dependent, and can be calculated in Lattice Design Software. Some blocks can be placed into low current standby modes. Refer to [Lattice Avant Power User Guide \(FPGA-TN-02291\)](#).

2.8. sysI/O Recommended Operating Conditions

Table 2.13. sysI/O Recommended Operating Conditions

Standard	Support Banks	V _{CCIO} (Input)	V _{CCIO} (Output)
		Typ.	Typ.
Single-Ended			
LVC MOS33	0, 1, 2, 12, 13, 14	3.3	3.3
LVC MOS25	0, 1, 2, 12, 13, 14	2.5	2.5

Standard	Support Banks	V _{CCIO} (Input)	V _{CCIO} (Output)
		Typ.	Typ.
LVC MOS18	All Banks	1.8	1.8
LVC MOS12	All Banks	1.2, 1.8	1.2
LVC MOS10	3, 4, 5, 6, 7, 8, 9, 10, 11	1.0, 1.2, 1.8	1.0
LVC MOS09	3, 4, 5, 6, 7, 8, 9, 10, 11	0.9, 1.0, 1.2, 1.8	0.9
SSTL135	3, 4, 5, 6, 7, 8, 9, 10, 11	1.35	1.35
HSUL12	3, 4, 5, 6, 7, 8, 9, 10, 11	1.2	1.2
LVSTL11_I	3, 4, 5, 6, 7, 8, 9, 10, 11	1.1	1.1
LVSTL11_II	3, 4, 5, 6, 7, 8, 9, 10, 11	1.1	1.1
POD12	3, 4, 5, 6, 7, 8, 9, 10, 11	1.2	1.2
POD11	3, 4, 5, 6, 7, 8, 9, 10, 11	1.1	1.1
Differential			
LVDS	3, 4, 5, 6, 7, 8, 9, 10, 11	1.8	1.8
subLVDS	3, 4, 5, 6, 7, 8, 9, 10, 11	1.2, 1.35, 1.8	—
subLVDSE	All Banks	—	1.8
LVDSE	0, 1, 2, 12, 13, 14	—	2.5
SLVS	3, 4, 5, 6, 7, 8, 9, 10, 11	1.2, 1.35, 1.8	1.2, 1.8
SSTL135D	3, 4, 5, 6, 7, 8, 9, 10, 11	1.35	1.35
HSUL12D	3, 4, 5, 6, 7, 8, 9, 10, 11	1.2	1.2
LVSTL11D_I	3, 4, 5, 6, 7, 8, 9, 10, 11	1.1	1.1
LVSTL11D_II	3, 4, 5, 6, 7, 8, 9, 10, 11	1.1	1.1
POD11D	3, 4, 5, 6, 7, 8, 9, 10, 11	1.1	1.1
POD12D	3, 4, 5, 6, 7, 8, 9, 10, 11	1.2	1.2

2.9. sysI/O Single-Ended DC Electrical Characteristics

Table 2.14. sysI/O DC Electrical Characteristics – Wide Range I/O

Input/Output Standard ²	V _{IL}		V _{IH}		V _{OL} Max (V)	V _{OH} Min (V)		I _{OL} (mA)	I _{OH} (mA)
	Min (V)	Max (V)	Min (V)	Max (V)					
LVC MOS33	—	0.8		2.0	3.399	0.4	V _{CCIO} – 0.4	4, 8, 12, “50RS” ²	–4, –8, –12, “50RS” ²
LVC MOS25	—	0.7		1.7	2.575	0.4	V _{CCIO} – 0.4	4, 8, 12, “50RS” ²	–4, –8, –12, “50RS” ²
LVC MOS18	—	0.35 × V _{CCIO}		0.65 × V _{CCIO}	1.854	0.4	V _{CCIO} – 0.4	4, 8, 12, “50RS” ²	–4, –8, –12, “50RS” ²
LVC MOS12	—	0.35 × V _{CCIO}		0.65 × V _{CCIO}	1.236	0.4	V _{CCIO} – 0.4	6, 8	–6, –8

Notes:

- For the types of I/O standard supported in which bank, refer to [Lattice Avant sysI/O User Guide \(FPGA-TN-02297\)](#) for details.
- Select “50RS” in driver strength is selecting 50 Ω series impedance driver.

Table 2.15. sysI/O DC Electrical Characteristics – High Performance I/O

Input/Output Standard ²	V _{IL}		V _{IH}		V _{OL} Max (V)	V _{OH} Min (V)	I _{OL} (mA)	I _{OH} (mA)
	Min (V)	Max (V)	Min (V)	Max (V)				
LVC MOS18	—	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	$V_{CCIO} + 0.3$	0.4	$V_{CCIO} - 0.45$	4, 8, 12, "50RS" ²	-4, -8, -12, "50RS" ²
LVC MOS12	—	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	$V_{CCIO} + 0.3$	0.4	$V_{CCIO} - 0.4$	4, 8, 12	-4, -8, -12
LVC MOS10	—	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	$V_{CCIO} + 0.3$	$0.27 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	2, 4, 8	-2, -4, -8
LVC MOS09	—	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	$V_{CCIO} + 0.3$	$0.27 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	2, 4, 8	-2, -4, -8
SSTL135	—	$V_{REF} - 0.09$	$V_{REF} + 0.09$	$V_{CCIO} + 0.3$	0.27	$V_{CCIO} - 0.27$	6.75	-6.75
HSUL12	—	$V_{REF} - 0.10$	$V_{REF} + 0.10$	$V_{CCIO} + 0.3$	0.3	$V_{CCIO} - 0.3$	8.0, 7.5, 6.25, 5	-8.0, -7.5, -6.25, -5
LVSTL11_I	-0.2	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	$V_{CCIO} + 0.2$	$0.1 \times V_{CCIO}$	$0.3 \times V_{CCIO}$	2, 4, 6, 8, 10	-2, -4, -6, -8, -10
LVSTL11_II	-0.2	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	$V_{CCIO} + 0.2$	$0.1 \times V_{CCIO}$	$0.36 \times V_{CCIO}$	4, 6	-4, -6
POD11	—	—	—	—	—	—	—	—
POD12	—	—	—	—	—	—	—	—

Notes:

- For electro-migration, the average DC current drawn by the I/O pads within a bank of I/O shall not exceed 10 mA per I/O average.
- For the types of I/O standard supported in which bank, refer to [Lattice Avant sysI/O User Guide \(FPGA-TN-02297\)](#) for details.
- Select "50RS" in driver strength is selecting 50 Ω series impedance driver.

Table 2.16. I/O Resistance Characteristics

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
50RS	Output Drive Resistance when 50RS Drive Strength Selected	$V_{CCIO} = 1.8 \text{ V}, 2.5 \text{ V}, \text{ or } 3.3 \text{ V}$	—	50	—	Ω
R _{DIFF}	Input Differential Termination Resistance	Bottom Banks for I/O selected to be differential	—	100	—	Ω
SE Input Termination	Input Single Ended Termination Resistance	Bottom Banks for I/O selected to be Single Ended	36	40	64	Ω
			46	50	80	
			56	60	96	
			71	75	120	

2.10. sysI/O Differential DC Electrical Characteristics

2.10.1. LVDS

LVDS input buffer on Avant devices is powered by $V_{CCAUX} = 1.8\text{ V}$, and protected by the bank V_{CCIO} . Therefore, the LVDS input voltage cannot exceed the bank V_{CCIO} voltage. LVDS output buffer is powered by the Bank V_{CCIO} at 1.8 V.

LVDS can only be supported in bottom banks. LVDS output can be emulated with LVDSE in top banks. This is described in [LVDSE \(Output Only\)](#) section.

Table 2.17. LVDS DC Electrical Characteristics¹

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
V_{INP}, V_{INM}	Input Voltage	—	—	—	— ³	V
V_{ICM}	Input Common Mode Voltage	Half the sum of the two Inputs	—	—	— ²	V
V_{THD}	Differential Input Threshold	Difference between the two Inputs	—	—	—	mV
I_{IN}	Input Current	Power On or Power Off	—	—	—	μA
V_{OH}	Output High Voltage for V_{OP} or V_{OM}	$R_T = 100\ \Omega$	—	—	—	V
V_{OL}	Output Low Voltage for V_{OP} or V_{OM}	$R_T = 100\ \Omega$	—	—	—	V
V_{OD}	Output Voltage Differential	$(V_{OP} - V_{OM}), R_T = 100\ \Omega$	—	—	—	mV
DV_{OD}	Change in V_{OD} Between High and Low	—	—	—	—	mV
V_{OCM}	Output Common Mode Voltage	$(V_{OP} + V_{OM})/2, R_T = 100\ \Omega$	—	—	—	V
DV_{OCM}	Change in $V_{OCM}, V_{OCM(MAX)} - V_{OCM(MIN)}$	—	—	—	—	mV
I_{SAB}	Output Short Circuit Current	$V_{OD} = 0\text{ V}$ Driver outputs shorted to each other	—	—	—	mA
DV_{OS}	Change in V_{OS} between H and L	—	—	—	—	mV

Notes:

1. LVDS input or output are supported in bottom banks. LVDS input uses V_{CCAUX} on the differential input comparator, and can be located in any V_{CCIO} voltage bank. LVDS output uses V_{CCIO} on the differential output driver, and can only be located in bank with $V_{CCIO} = 1.8\text{ V}$.
2. V_{ICM} is depending on V_{ID} , input differential voltage, so the voltage on pin cannot exceed $V_{INP/INM(min/max)}$ requirements. $V_{ICM(min)} = V_{INP/INM(min)} + \frac{1}{2} V_{ID}$, $V_{ICM(max)} = V_{INP/INM(max)} - \frac{1}{2} V_{ID}$. Values in the table is based on minimum V_{ID} of +/- 100 mV.
3. V_{INP} and V_{INM} (max) must be less than or equal to V_{CCIO} in all cases.

2.10.2. LVDSE (Output Only)

Top side of the Avant devices support LVDS outputs with emulated complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The scheme shown in [Figure 2.2](#) is one possible solution for point-to-point signals.

Table 2.18. LVDS25E DC Conditions

Parameter	Description	Typical	Unit
V_{CCIO}	Output Driver Supply ($\pm 5\%$)	—	V
Z_{OUT}	Driver Impedance	—	Ω
R_S	Driver Series Resistor ($\pm 1\%$)	—	Ω
R_P	Driver Parallel Resistor ($\pm 1\%$)	—	Ω
R_T	Receiver Termination ($\pm 1\%$)	—	Ω
V_{OH}	Output High Voltage	—	V
V_{OL}	Output Low Voltage	—	V
V_{OD}	Output Differential Voltage	—	V
V_{CM}	Output Common Mode Voltage	—	V
Z_{BACK}	Back Impedance	—	Ω
I_{DC}	DC Output Current	—	mA




Figure 2.2. LVDSE Output Termination Example

2.10.3. SubLVDS (Input Only)

SubLVDS is a reduced-voltage form of LVDS signaling, very similar to LVDS. It is a standard used in many camera types of applications. Being similar to LVDS, the Avant devices can support the subLVDS input signaling with the same LVDS input buffer. The output for subLVDS is implemented in subLVDSE with a pair of LVCMOS18 output drivers. See [SubLVDSE \(Output Only\)](#) section.

Table 2.19. SubLVDS Input DC Electrical Characteristics

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
V_{ID}	Input Differential Threshold Voltage	Over V_{ICM} range	—	—	—	mV
V_{ICM}	Input Common Mode Voltage	Half the sum of the two Inputs	—	—	— ¹	V

Note:

1. $V_{ICM} + 1/2 V_{ID}$ cannot exceed the bank V_{CCIO} in all cases.




Figure 2.3. SubLVDS Input Interface

2.10.4. SubLVDS (Output Only)

SubLVDS output uses a pair of LVCMOS18 drivers with True and Complement outputs. The VCCIO of the bank used for subLVDS needs to be powered by 1.8 V. SubLVDS can be used for both top and bottom banks.

Performance of the subLVDS/subLVDS driver is limited to the performance of LVCMOS18.

Table 2.20. SubLVDS Output DC Electrical Characteristics

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
V_{OD}	Output Differential Voltage Swing	—	—	—	—	mV
V_{OCM}	Output Common Mode Voltage	Half the sum of the two Outputs	—	—	—	V




Figure 2.4. SubLVDS Output Interface

2.10.5. SLVS

Scalable Low-Voltage Signaling (SLVS) is based on a point-to-point signaling method defined in the JEDEC JESD8-13 (SLVS-400) standard. This standard evolved from the traditional LVDS standard with smaller voltage swings and a lower common-mode voltage. The 200 mV (400 mV p-p) SLVS swing contributes to a reduction in power.

The Avant devices receive SLVS differential input with the LVDS input buffer. This LVDS input buffer is design to cover wide input common mode range that can meet the SLVS input standard specified by the JEDEC standard.

Table 2.21. SLVS Input DC Characteristics

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
V_{ID}	Input Differential Threshold Voltage	Over V_{ICM} range	—	—	—	mV
V_{ICM}	Input Common Mode Voltage	Half the sum of the two Inputs	—	—	—	mV

The SLVS output on Avant devices is supported with the LVDS drivers found in bottom banks. The LVDS driver on Avant devices is a current controlled driver. It can be configured as LVDS driver, or configured with the 100 Ω differential termination with center-tap set to V_{OCM} at 200 mV. This means the differential output driver can be placed into bank with $V_{CCIO} = 1.2$ V or 1.8 V, even if it is powered by V_{CCIO} .

Table 2.22. SLVS Output DC Characteristics

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
V_{CCIO}	Bank V_{CCIO}	—	–5%	1.2, 1.8	+ 5%	V
V_{OD}	Output Differential Voltage Swing	—	—	—	—	mV
V_{OCM}	Output Common Mode Voltage	Half the sum of the two Outputs	—	—	—	mV
Z_{OS}	Single-Ended Output Impedance	—	—	—	—	Ω




Figure 2.5. SLVS Interface

2.10.6. Soft MIPI D-PHY

When Soft D-PHY is implemented inside the FPGA logic, the I/O interface needs to use sysI/O buffers to connect to external D-PHY pins.

The Avant sysI/O provides support for SLVS, as described in [SLVS](#) section, plus the LVCMOS12 input / output buffers together to support the High Speed (HS) and Low Power (LP) mode as defined in MIPI Alliance Specification for D-PHY.

To support MIPI D-PHY with SLVS (LVDS) and LVCMOS12, the bank V_{CCIO} cannot be set to 1.8 V. It has to connect to 1.2 V, or 1.1 V.

All other DC parameters are the same as listed in [SLVS](#) section. DC parameters for the LP driver and receiver are the same as listed in LVCMOS12.




Figure 2.6. MIPI Interface

Table 2.23. Soft D-PHY Input Timing and Levels

Symbol	Description	Conditions	Min	Typ	Max	Unit
High Speed (Differential) Input DC Specifications						
$V_{CMRX(DC)}$	Common-mode Voltage in High Speed Mode	—	—	—	—	mV
V_{IDTH}	Differential Input HIGH Threshold	—	—	—	—	mV
V_{IDTL}	Differential Input LOW Threshold	—	—	—	—	mV
V_{IHHS}	Input HIGH Voltage (for HS mode)	—	—	—	—	mV
V_{ILHS}	Input LOW Voltage	—	—	—	—	mV
$V_{TERM-EN}$	Single-ended voltage for HS Termination Enable ⁴	—	—	—	—	mV
Z_D	Differential Input Impedance	—	—	—	—	Ω
High Speed (Differential) Input AC Specifications						
$\Delta V_{CMRX(HF)}^1$	Common-mode Interference (>450 MHz)	—	—	—	—	mV
$\Delta V_{CMRX(LF)}^{2, 3}$	Common-mode Interference (50 MHz - 450 MHz)	—	—	—	—	mV
C_{CM}	Common-mode Termination	—	—	—	—	pF
Low Power (Single-Ended) Input DC Specifications						
V_{IH}	Low Power Mode Input HIGH Voltage	—	—	—	—	mV
V_{IL}	Low Power Mode Input LOW Voltage	—	—	—	—	mV
V_{IL-ULP}	Ultra Low Power Input LOW Voltage	—	—	—	—	mV
V_{HYST}	Low Power Mode Input Hysteresis	—	—	—	—	mV
e_{SPIKE}	Input Pulse Rejection	—	—	—	—	V·ps
T_{MIN-RX}	Minimum Pulse Width Response	—	—	—	—	ns
V_{INT}	Peak Interference Amplitude	—	—	—	—	mV
f_{INT}	Interference Frequency	—	—	—	—	MHz

Notes:

1. This is peak amplitude of sine wave modulated to the receiver inputs.
2. Input common-mode voltage difference compared to average common-mode voltage on the receiver inputs.
3. Exclude any static ground shift of 50 mV.
4. High Speed Differential R_{TERM} is enabled when both D_P and D_N are below this voltage.

Table 2.24. Soft D-PHY Output Timing and Levels

Symbol	Description	Conditions	Min	Typ	Max	Unit
High Speed (Differential) Output DC Specifications						
V _{CMTX}	Common-mode Voltage in High Speed Mode	—	—	—	—	mV
ΔV _{CMTX(1,0)}	V _{CMTX} Mismatch Between Differential HIGH and LOW	—	—	—	—	mV
V _{OD}	Output Differential Voltage	D-PHY-P – D-PHY-N	—	—	—	mV
ΔV _{OD}	V _{OD} Mismatch Between Differential HIGH and LOW	—	—	—	—	mV
V _{OHHS}	Single-Ended Output HIGH Voltage	—	—	—	—	mV
Z _{OS}	Single Ended Output Impedance	—	—	—	—	Ω
ΔZ _{OS}	Z _{OS} mismatch	—	—	—	—	%
High Speed (Differential) Output AC Specifications						
ΔV _{CMTX(LF)}	Common-Mode Variation, 50 MHz–450 MHz	—	—	—	—	mV _{RMS}
ΔV _{CMTX(HF)}	Common-Mode Variation, above 450 MHz	—	—	—	—	mV _{RMS}
t _R	Output 20%–80% Rise Time Output 80%–20% Fall Time	0.08 Gbps ≤ t _R ≤ 1.00 Gbps	—	—	—	UI
		1.00 Gbps < t _R ≤ 1.50 Gbps	—	—	—	UI
t _F	Output Data Valid After CLK Output	0.08 Gbps ≤ t _F ≤ 1.00 Gbps	—	—	—	UI
		1.00 Gbps < t _F ≤ 1.50 Gbps	—	—	—	UI
Low Power (Single-Ended) Output DC Specifications						
V _{OH}	Low Power Mode Output HIGH Voltage	0.08 Gbps – 1.5 Gbps	—	—	—	V
V _{OL}	Low Power Mode Input LOW Voltage	—	—	—	—	mV
Z _{OLP}	Output Impedance in Low Power Mode	—	—	—	—	Ω
Low Power (Single-Ended) Output AC Specifications						
t _{RLP}	15%–85% Rise Time	—	—	—	—	ns
t _{FLP}	85%–15% Fall Time	—	—	—	—	ns
t _{REOT}	HS – LP Mode Rise and Fall Time, 30%–85%	—	—	—	—	ns
T _{LP-PULSE-TX}	Pulse Width of the LP Exclusive-OR Clock	First LP XOR Clock Pulse after STOP State or Last Pulse before STOP State	—	—	—	ns
		All Other Pulses	—	—	—	ns
T _{LP-PER-TX}	Period of the LP Exclusive-OR Clock	—	—	—	—	ns
C _{LOAD}	Load Capacitance	—	—	—	—	pF

Table 2.25. Soft D-PHY Clock Signal Specification

Symbol	Description	Conditions	Min	Typ	Max	Unit
Clock Signal Specification						
UI Instantaneous	U_{INST}	—	—	—	—	ns
UI Variation	ΔUI	—	—	—	—	UI
		—	—	—	—	UI

Table 2.26. Soft D-PHY Data-Clock Timing Specifications

Symbol	Description	Conditions	Min	Typ	Max	Unit
Data-Clock Timing Specifications						
$T_{\text{SKEW}[\text{TX}]}$	Data to Clock Skew	$0.08 \text{ Gbps} \leq T_{\text{SKEW}[\text{TX}]} \leq 1.00 \text{ Gbps}$	—	—	—	U_{INST}
		$1.00 \text{ Gbps} < T_{\text{SKEW}[\text{TX}]} \leq 1.50 \text{ Gbps}$	—	—	—	U_{INST}
$T_{\text{SKEW}[\text{TLIS}]}$	Data to Clock Skew	$0.08 \text{ Gbps} \leq T_{\text{SKEW}[\text{TLIS}]} \leq 1.00 \text{ Gbps}$	—	—	—	U_{INST}
		$1.00 \text{ Gbps} < T_{\text{SKEW}[\text{TLIS}]} \leq 1.50 \text{ Gbps}$	—	—	—	U_{INST}
$T_{\text{SETUP}[\text{RX}]}$	Input Data Setup Before CLK	$0.08 \text{ Gbps} \leq T_{\text{SETUP}[\text{RX}]} \leq 1.00 \text{ Gbps}$	—	—	—	UI
		$1.00 \text{ Gbps} < T_{\text{SETUP}[\text{RX}]} \leq 1.50 \text{ Gbps}$	—	—	—	UI
$T_{\text{HOLD}[\text{RX}]}$	Input Data Hold After CLK	$0.08 \text{ Gbps} \leq T_{\text{HOLD}[\text{RX}]} \leq 1.00 \text{ Gbps}$	—	—	—	UI
		$1.00 \text{ Gbps} < T_{\text{HOLD}[\text{RX}]} \leq 1.50 \text{ Gbps}$	—	—	—	UI

2.10.7. Differential SSTL135D (Output Only)

Differential SSTL is used for differential clock in DDR3L memory interface. All differential SSTL outputs are implemented as a pair of complementary single-ended SSTL outputs. All allowable single-ended output classes (class I and class II) are supported.

2.10.8. Differential HSUL12D (Output Only)

Differential HSUL is used for differential clock in LPDDR3 memory interface. All differential HSUL outputs are implemented as a pair of complementary single-ended HSUL12 outputs. All allowable single-ended drive strengths are supported.

2.10.9. Differential LVSTLD (Output Only)

Differential LVSTL is used for differential clock in LPDDR4 memory interface. All differential LVSTL outputs are implemented as a pair of complementary single-ended LVSTL outputs. All allowable single-ended drive strengths are supported.

2.10.10. Differential POD11D/POD12D (Output Only)

Differential POD is used for differential clock in DDR4/DDR5 memory interface. All differential POD outputs are implemented as a pair of complementary single-ended POD outputs. All allowable single-ended drive strengths are supported.

2.11. Maximum sysI/O Buffer Speed

Table 2.27. Avant Maximum I/O Buffer Speed

Buffer	Description	Banks	Max	Unit
Maximum sysI/O Input Frequency				
Single-Ended				
LVC MOS33	LVC MOS33, $V_{\text{CCIO}} = 3.3 \text{ V}$	Top	—	MHz
LVC MOS25	LVC MOS25, $V_{\text{CCIO}} = 2.5 \text{ V}$	Top	—	MHz
LVC MOS18	LVC MOS18, $V_{\text{CCIO}} = 1.8 \text{ V}$	All	—	MHz
LVC MOS12	LVC MOS12, $V_{\text{CCIO}} = 1.2 \text{ V}$	All	—	MHz
LVC MOS10	LVC MOS10, $V_{\text{CCIO}} = 1.2 \text{ V}$	Bottom	—	MHz
SSTL135	SSTL_135, $V_{\text{CCIO}} = 1.35 \text{ V}$	Bottom	—	Mbps
HSUL12	HSUL_12, $V_{\text{CCIO}} = 1.2 \text{ V}$	Bottom	—	Mbps
LVSTL11_I/II	LVSTL, $V_{\text{CCIO}} = 1.1 \text{ V}$	Bottom	—	Mbps
POD11	POD11, $V_{\text{CCIO}} = 1.1 \text{ V}$	Bottom	—	Mbps
POD12	POD12, $V_{\text{CCIO}} = 1.2 \text{ V}$	Bottom	—	Mbps
MIPI D-PHY (LP Mode)	MIPI, Low Power Mode, $V_{\text{CCIO}} = 1.2 \text{ V}$	Bottom	—	Mbps

Buffer	Description	Banks	Max	Unit
Differential				
LVDS	LVDS, V_{CCIO} independent	Bottom	—	Mbps
subLVDS	subLVDS, V_{CCIO} independent	Bottom	—	Mbps
SLVS	SLVS similar to MIPI HS, V_{CCIO} independent	Bottom	—	Mbps
MIPI D-PHY (HS Mode)	MIPI, High Speed Mode, $V_{CCIO} = 1.2$ V	Bottom	—	Mbps
SSTL135D	Differential SSTL135, $V_{CCIO} = 1.35$ V	Bottom	—	Mbps
HSUL12D	Differential HSUL12, $V_{CCIO} = 1.2$ V	Bottom	—	Mbps
LVSTL11D_I/II	LVSTL, $V_{CCIO} = 1.1$ V	Bottom	—	Mbps
POD11D	POD11, $V_{CCIO} = 1.1$ V	Bottom	—	Mbps
POD12D	POD12, $V_{CCIO} = 1.2$ V	Bottom	—	Mbps
Maximum sys/O Output Frequency				
Single-Ended				
LVCMS33 (all drive strengths)	LVCMS33, $V_{CCIO} = 3.3$ V	Top	—	MHz
LVCMS33 (RS50)	LVCMS33, $V_{CCIO} = 3.3$ V, $R_{SERIES} = 50 \Omega$	Top	—	MHz
LVCMS25 (all drive strengths)	LVCMS25, $V_{CCIO} = 2.5$ V	Top	—	MHz
LVCMS25 (RS50)	LVCMS25, $V_{CCIO} = 2.5$ V, $R_{SERIES} = 50 \Omega$	Top	—	MHz
LVCMS18 (all drive strengths)	LVCMS18, $V_{CCIO} = 1.8$ V	All	—	MHz
LVCMS18 (RS50)	LVCMS18, $V_{CCIO} = 1.8$ V, $R_{SERIES} = 50 \Omega$	All	—	MHz
LVCMS12 (all drive strengths)	LVCMS12, $V_{CCIO} = 1.2$ V	All	—	MHz
LVCMS10 (all drive strengths)	LVCMS12, $V_{CCIO} = 1.2$ V	Bottom	—	MHz
SSTL135	SSTL_135, $V_{CCIO} = 1.35$ V	Bottom	—	Mbps
HSUL12 (all drive strengths)	HSUL_12, $V_{CCIO} = 1.2$ V	Bottom	—	Mbps
LVSTL11_I/II	LVSTL, $V_{CCIO} = 1.1$ V	Bottom	—	Mbps
POD11	POD11, $V_{CCIO} = 1.1$ V	Bottom	—	Mbps
POD12	POD12, $V_{CCIO} = 1.2$ V	Bottom	—	Mbps
MIPI D-PHY (LP Mode)	MIPI, Low Power Mode, $V_{CCIO} = 1.2$ V	Bottom	—	Mbps
Differential				
LVDS	LVDS, $V_{CCIO} = 1.8$ V	Bottom	—	Mbps
LVDS25E	LVDS25, Emulated, $V_{CCIO} = 2.5$ V	All	—	Mbps
SubLVDSE	subLVDS, Emulated, $V_{CCIO} = 1.8$ V	All	—	Mbps
SLVS	SLVS similar to MIPI, $V_{CCIO} = 1.2$ V	Bottom	—	Mbps
MIPI D-PHY (HS Mode)	MIPI, High Speed Mode, $V_{CCIO} = 1.2$ V	Bottom	—	Mbps
SSTL135D	Differential SSTL135, $V_{CCIO} = 1.35$ V	Bottom	—	Mbps
HUSL12D	Differential HSUL12, $V_{CCIO} = 1.2$ V	Bottom	—	Mbps
LVSTL11D_I/II	Differential LVSTL, $V_{CCIO} = 1.1$ V	Bottom	—	Mbps
POD11D	Differential POD11, $V_{CCIO} = 1.1$ V	Bottom	—	Mbps
POD12D	Differential POD12, $V_{CCIO} = 1.2$ V	Bottom	—	Mbps

2.12. Typical Building Block Function Performance

These building block functions can be generated using Lattice Design software tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.

Table 2.28. Pin-to-Pin Performance

Function	Typ. @ VCC = 0.82 V	Unit
16-bit Decoder (I/O configured with LVCMOS18, Left and Right Banks)	—	ns
16-bit Decoder (I/O configured with HSTL15_I, Bottom Banks)	—	ns
16:1 Mux (I/O configured with LVCMOS18, Left and Right Banks)	—	ns
16:1 Mux (I/O configured with HSTL15_I, Bottom Banks)	—	ns

Note: These functions are generated using Lattice Radiant Design software tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.

Table 2.29. Register-to-Register Performance

Function	Typ. @ VCC = 0.82 V	Unit
Basic Functions		
16-bit Adder	781 ²	MHz
32-bit Adder	666	MHz
16-bit Counter	724	MHz
32-bit Counter	558	MHz
Embedded Memory Functions		
512 × 36 Single Port RAM, with Output Register	781 ²	MHz
1024 × 18 True-Dual Port RAM using same clock, with EBR Output Registers	500 ²	MHz
1024 × 18 True-Dual Port RAM using asynchronous clocks, with EBR Output	500 ²	MHz
Distributed Memory Functions		
16 × 4 Single Port RAM (One PFU)	781 ²	MHz
16 × 2 Pseudo-Dual Port RAM (One PFU)	781 ²	MHz
16 × 4 Pseudo-Dual Port (Two PFUs)	781 ²	MHz
9 × 9 Multiplier with Input Output Registers	625 ²	MHz
18 × 18 Multiplier with Input/Output Registers	625 ²	MHz
36 × 36 Multiplier with Input/Output Registers	216	MHz
MAC 9 × 9 with Input/Output Registers	421	MHz
MAC 9 × 9 with Input/Pipelined/Output Registers	431	MHz

Notes:

1. The Clock port is configured with LVDS I/O type. Performance Grade: 3.
2. Limited by the Minimum Pulse Width of the component
3. These functions are generated using Lattice Radiant Design Software tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.

2.13. LMMI

Table 2.30 and Table 2.31 summarize the performance of the LMMI interface with supported IPs. Additional timing requirement and constraint can be identified through the Lattice Radiance design tools.

Table 2.30. LMMI F_{MAX} Summary for Avant-AT-G/X Devices

IP	F_{MAX} (MHz)
DDRPHY	180
SerDes	180
PCIe	180
PLL	180
CRE	180

Table 2.31. LMMI F_{MAX} Summary for Avant-AT-E Devices

IP	F_{MAX} (MHz)
DDRPHY	180
PLL	180
CRE	180

2.14. Derating Timing Tables

Logic timing provided in the following sections of this data sheet and the Lattice Radiant design tools are worst case numbers in the operating range. Actual delays at nominal temperature and voltage for best case process, can be much better than the values given in the tables. The Lattice Radiant design tool can provide logic timing numbers at a particular temperature and voltage.

2.15. External Switching Characteristics

Over recommended commercial operating conditions.

Table 2.32. Avant External Switching Characteristics ($V_{CC} = 0.82$ V)

Parameter	Description	−3		−2		−1		Unit
		Min	Max	Min	Max	Min	Max	
Clocks								
Primary Clock								
f _{MAX_PRI}	Frequency for Primary Clock	—	—	—	—	—	—	MHz
t _{W_PRI}	Clock Pulse Width for Primary Clock	—	—	—	—	—	—	ns
t _{SKEW_PRI}	Primary Clock Skew Within a Device	—	—	—	—	—	—	ps
Edge Clock								
f _{MAX_EDGE}	Frequency for Edge Clock Tree	—	—	—	—	—	—	MHz
t _{W_EDGE}	Clock Pulse Width for Edge Clock	—	—	—	—	—	—	ns
t _{SKEW_EDGE}	Edge Clock Skew Within a Device	—	—	—	—	—	—	ps
Generic SDR Input								
General I/O Pin Parameters Using Dedicated Primary Clock Input without PLL								
t _{CO} (HPIO)	Clock to Output - PIO Output Register	—	8.40	—	9.10	—	—	ns

Parameter	Description	-3		-2		-1		Unit
		Min	Max	Min	Max	Min	Max	
t _{CO} (WRIO)	Clock to Output - PIO Output Register	—	8.06	—	8.68	—	—	ns
t _{SU}	Clock to Data Setup - PIO Input Register	—	—	—	—	—	—	ns
t _H (HPIO)	Clock to Data Hold - PIO Input Register	4.91	—	4.91	—	—	—	ns
t _H (WRIO)	Clock to Data Hold - PIO Input Register	4.09	—	4.09	—	—	—	ns
t _{SU_DEL} (HPIO)	Clock to Data Setup - PIO Input Register with Data Input Delay	2.79	—	2.79	—	—	—	ns
t _{SU_DEL} (WRIO)	Clock to Data Setup - PIO Input Register with Data Input Delay	1.60	—	2.02	—	—	—	ns
t _{H_DEL}	Clock to Data Hold - PIO Input Register with Data Input Delay	—	—	—	—	—	—	ns
General I/O Pin Parameters Using Dedicated Primary Clock Input with PLL								
t _{COPLL} (HPIO)	Clock to Output - PIO Output Register	—	6.02	—	6.02	—	—	ns
t _{COPLL} (WRIO)	Clock to Output - PIO Output Register	—	6.56	—	6.56	—	—	ns
t _{SUPLL}	Clock to Data Setup - PIO Input Register	1.98	—	1.98	—	—	—	ns
t _{HPLL}	Clock to Data Hold - PIO Input Register	2.59	—	2.59	—	—	—	ns
t _{SU_DELP}	Clock to Data Setup - PIO Input Register with Data Input Delay	4.55	—	4.55	—	—	—	ns
t _{H_DELP}	Clock to Data Hold - PIO Input Register with Data Input Delay	—	—	—	—	—	—	ns
General I/O Pin Parameters Using Regional Clock Input without PLL								
t _{CO} (HPIO)	Clock to Output - PIO Output Register	—	6.10	—	6.68	—	—	ns
t _{CO} (WRIO)	Clock to Output - PIO Output Register	—	7.14	—	7.74	—	—	ns
t _{SU}	Clock to Data Setup - PIO Input Register	0.00	—	0.00	—	—	—	ns
t _H	Clock to Data Hold - PIO Input Register	3.20	—	3.64	—	—	—	ns
t _{SU_DEL}	Clock to Data Setup - PIO Input Register with Data Input Delay	1.60	—	2.02	—	—	—	ns
t _{H_DEL}	Clock to Data Hold - PIO Input Register with Data Input Delay	0.00	—	0.00	—	—	—	ns
General I/O Pin Parameters Using Regional Clock Input with PLL								
t _{COPLL} (HPIO)	Clock to Output - PIO Output Register	—	6.09	—	6.09	—	—	ns
t _{COPLL} (WRIO)	Clock to Output - PIO Output Register	—	6.51	—	6.51	—	—	ns

Parameter	Description	-3		-2		-1		Unit
		Min	Max	Min	Max	Min	Max	
t _{SUPLL}	Clock to Data Setup - PIO Input Register	1.96	—	1.96	—	—	—	ns
t _{HPLL}	Clock to Data Hold - PIO Input Register	2.43	—	2.43	—	—	—	ns
t _{SU_DELPLL}	Clock to Data Setup - PIO Input Register with Data Input Delay	4.89	—	4.89	—	—	—	ns
t _{H_DELPLL}	Clock to Data Hold - PIO Input Register with Data Input Delay	0.00	—	0.00	—	—	—	ns
Generic DDR Input/Output								
Generic DDRX1 Inputs/Outputs with Clock and Data Centered at Pin (GDDR1_RX/TX.SCLK.Centered) using PCLK Clock Input – Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7 – Figure 2.7 and Figure 2.9								
t _{SU_GDDR1}	Input Data Setup Before CLK	—	—	—	—	—	—	ns
		—	—	—	—	—	—	UI
t _{HO_GDDR1}	Input Data Hold After CLK	—	—	—	—	—	—	ns
t _{DVB_GDDR1}	Output Data Valid After CLK Output	—	—	—	—	—	—	ns
		—	—	—	—	—	—	ns + 1/2 UI
t _{DQVA_GDDR1}	Output Data Valid After CLK Output	—	—	—	—	—	—	ns
		—	—	—	—	—	—	ns + 1/2 UI
f _{DATA_GDDR1}	Input/Output Data Rate	—	—	—	—	—	—	Mbps
f _{MAX_GDDR1}	Frequency of PCLK	—	—	—	—	—	—	MHz
½ UI	Half of Data Bit Time, or 90 degrees	—	—	—	—	—	—	ns
Output TX to Input RX Margin per Edge		—	—	—	—	—	—	ns
Generic DDRX1 Inputs/Outputs with Clock and Data Aligned at Pin (GDDR1_RX/TX.SCLK.Aligned) using PCLK Clock Input – Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7 – Figure 2.8 and Figure 2.10								
t _{DVA_GDDR1}	Input Data Valid After CLK	—	—	—	—	—	—	ns + 1/2 UI
		—	—	—	—	—	—	ns
		—	—	—	—	—	—	UI
t _{DVE_GDDR1}	Input Data Hold After CLK	—	—	—	—	—	—	ns + 1/2 UI
		—	—	—	—	—	—	ns
		—	—	—	—	—	—	UI
t _{DIA_GDDR1}	Output Data Invalid After CLK Output	—	—	—	—	—	—	ns
t _{DIB_GDDR1}	Output Data Invalid Before CLK Output	—	—	—	—	—	—	ns
f _{DATA_GDDR1}	Input/Output Data Rate	—	—	—	—	—	—	Mbps
f _{MAX_GDDR1}	Frequency for PCLK	—	—	—	—	—	—	MHz
½ UI	Half of Data Bit Time, or 90 degrees	—	—	—	—	—	—	ns
Output TX to Input RX Margin per Edge		—	—	—	—	—	—	ns
Generic DDRX1 Inputs/Outputs with Clock and Data Centered at Pin (GDDR1_RX/TX.SCLK.Centered) using PCLK Clock Input – Bank 3, Bank 4, and Bank 5 – Figure 2.7 and Figure 2.9								
t _{SU_GDDR1}	Input Data Setup Before CLK	—	—	—	—	—	—	ns
		—	—	—	—	—	—	UI
t _{HO_GDDR1}	Input Data Hold After CLK	—	—	—	—	—	—	ns

Parameter	Description	-3		-2		-1		Unit
		Min	Max	Min	Max	Min	Max	
t _{DVB_GDDR1}	Output Data Valid After CLK Output	—	—	—	—	—	—	ns
		—	—	—	—	—	—	ns + 1/2 UI
t _{DQVA_GDDR1}	Output Data Valid After CLK Output	—	—	—	—	—	—	ns
		—	—	—	—	—	—	ns + 1/2 UI
f _{DATA_GDDR1}	Input/Output Data Rate	—	—	—	—	—	—	Mbps
f _{MAX_GDDR1}	Frequency of PCLK	—	—	—	—	—	—	MHz
½ UI	Half of Data Bit Time, or 90 degrees	—	—	—	—	—	—	ns
Output TX to Input RX Margin per Edge		—	—	—	—	—	—	ns
Generic DDRX1 Inputs/Outputs with Clock and Data Aligned at Pin (GDDR1_RX/TX.SCLK.Aligned) using PCLK Clock Input – Bank 3, Bank 4, and Bank 5 – Figure 2.8 and Figure 2.10								
t _{DVA_GDDR1}	Input Data Valid After CLK	—	—	—	—	—	—	ns + 1/2 UI
		—	—	—	—	—	—	ns
		—	—	—	—	—	—	UI
t _{DVE_GDDR1}	Input Data Hold After CLK	—	—	—	—	—	—	ns + 1/2 UI
		—	—	—	—	—	—	ns
		—	—	—	—	—	—	UI
t _{DIA_GDDR1}	Output Data Invalid After CLK Output	—	—	—	—	—	—	ns
t _{DIB_GDDR1}	Output Data Invalid Before CLK Output	—	—	—	—	—	—	ns
f _{DATA_GDDR1}	Input/Output Data Rate	—	—	—	—	—	—	Mbps
f _{MAX_GDDR1}	Frequency for PCLK	—	—	—	—	—	—	MHz
½ UI	Half of Data Bit Time, or 90 degrees	—	—	—	—	—	—	ns
Output TX to Input RX Margin per Edge		—	—	—	—	—	—	—
Generic DDRX2 Inputs/Outputs with Clock and Data Centered at Pin (GDDR2_RX/TX.ECLK.Centered) using PCLK Clock Input – Figure 2.7 and Figure 2.9								
t _{SU_GDDR2}	Data Setup before CLK Input	—	—	—	—	—	—	ns
		—	—	—	—	—	—	UI
t _{HO_GDDR2}	Data Hold after CLK Input	—	—	—	—	—	—	ns
t _{DVB_GDDR2}	Output Data Valid Before CLK Output	—	—	—	—	—	—	ns
		—	—	—	—	—	—	ns + 1/2 UI
t _{DQVA_GDDR2}	Output Data Valid After CLK Output	—	—	—	—	—	—	ns
		—	—	—	—	—	—	ns + 1/2 UI
f _{DATA_GDDR2}	Input/Output Data Rate	—	—	—	—	—	—	Mbps
f _{MAX_GDDR2}	Frequency for ECLK	—	—	—	—	—	—	MHz
½ UI	Half of Data Bit Time, or 90 degrees	—	—	—	—	—	—	ns
f _{PCLK}	PCLK frequency	—	—	—	—	—	—	MHz

Parameter	Description	-3		-2		-1		Unit
		Min	Max	Min	Max	Min	Max	
Output TX to Input RX Margin per Edge		—	—	—	—	—	—	—
Generic DDRX2 Inputs/Outputs with Clock and Data Aligned at Pin (GDDR2_RX/TX.ECLK.Aligned) using PCLK Clock Input – Figure 2.8 and Figure 2.10								
t _{DVA_GDDR2}	Input Data Valid After CLK	—	—	—	—	—	—	ns + 1/2 UI
		—	—	—	—	—	—	ns
		—	—	—	—	—	—	UI
t _{DVE_GDDR2}	Input Data Hold After CLK	—	—	—	—	—	—	ns + 1/2 UI
		—	—	—	—	—	—	ns
		—	—	—	—	—	—	UI
t _{DIA_GDDR2}	Output Data Invalid After CLK Output	—	—	—	—	—	—	ns
t _{DIB_GDDR2}	Output Data Invalid Before CLK Output	—	—	—	—	—	—	ns
f _{DATA_GDDR2}	Input/Output Data Rate	—	—	—	—	—	—	Mbps
f _{MAX_GDDR2}	Frequency for ECLK	—	—	—	—	—	—	MHz
½ UI	Half of Data Bit Time, or 90 degrees	—	—	—	—	—	—	ns
f _{PCLK}	PCLK frequency	—	—	—	—	—	—	MHz
Output TX to Input RX Margin per Edge		—	—	—	—	—	—	—
Generic DDRX4 Inputs/Outputs with Clock and Data Centered at Pin (GDDR4_RX/TX.ECLK.Centered) using PCLK Clock Input – Figure 2.7 and Figure 2.9								
t _{SU_GDDR4}	Input Data Set-Up Before CLK	—	—	—	—	—	—	ns
		—	—	—	—	—	—	UI
t _{HO_GDDR4}	Input Data Hold After CLK	—	—	—	—	—	—	ns
t _{DVB_GDDR4}	Output Data Valid Before CLK Output	—	—	—	—	—	—	
		—	—	—	—	—	—	
t _{DQVA_GDDR4}	Input/Output Data Rate	—	—	—	—	—	—	
		—	—	—	—	—	—	
f _{DATA_GDDR4}	Frequency for ECLK	—	—	—	—	—	—	Mbps
f _{MAX_GDDR4}	PCLK frequency	—	—	—	—	—	—	MHz
½ UI	Half of Data Bit Time, or 90 degrees	—	—	—	—	—	—	ns
f _{PCLK}	Input Data Set-Up Before CLK	—	—	—	—	—	—	MHz
Output TX to Input RX Margin per Edge		—	—	—	—	—	—	—
Generic DDRX4 Inputs/Outputs with Clock and Data Aligned at Pin (GDDR4_RX/TX.ECLK.Aligned) using PCLK Clock Input, Left and Right sides Only – Figure 2.8 and Figure 2.10								
t _{DVA_GDDR4}	Input Data Valid After CLK	—	—	—	—	—	—	ns + 1/2 UI
		—	—	—	—	—	—	ns
		—	—	—	—	—	—	UI
t _{DVE_GDDR4}	Input Data Hold After CLK	—	—	—	—	—	—	ns + 1/2 UI
		—	—	—	—	—	—	ns
		—	—	—	—	—	—	UI
t _{DIA_GDDR4}	Output Data Invalid After CLK Output	—	—	—	—	—	—	ns
t _{DIB_GDDR4}	Output Data Invalid Before CLK Output	—	—	—	—	—	—	ns
f _{DATA_GDDR4}	Input/Output Data Rate	—	—	—	—	—	—	Mbps
f _{MAX_GDDR4}	Frequency for ECLK	—	—	—	—	—	—	MHz

Parameter	Description	-3		-2		-1		Unit
		Min	Max	Min	Max	Min	Max	
$\frac{1}{2}$ UI	Half of Data Bit Time, or 90 degrees	—	—	—	—	—	—	ns
f_{PCLK}	PCLK frequency	—	—	—	—	—	—	MHz
Output TX to Input RX Margin per Edge		—	—	—	—	—	—	—
Generic DDRX5 Inputs/Outputs with Clock and Data Centered at Pin (GDDR5_RX/TX.ECLK.Centered) using PCLK Clock Input – Figure 2.7 and Figure 2.9								
t_{SU_GDDR5}	Input Data Set-Up Before CLK	—	—	—	—	—	—	ns
		—	—	—	—	—	—	UI
t_{HO_GDDR5}	Input Data Hold After CLK	—	—	—	—	—	—	ns
t_{WINDOW_GDDR5C}	Input Data Valid Window	—	—	—	—	—	—	ns
t_{DVB_GDDR5}	Output Data Valid Before CLK Output	—	—	—	—	—	—	ns
		—	—	—	—	—	—	ns+1/2UI
t_{DQVA_GDDR5}	Output Data Valid After CLK Output	—	—	—	—	—	—	ns
		—	—	—	—	—	—	ns+1/2UI
f_{DATA_GDDR5}	Input/Output Data Rate	—	—	—	—	—	—	Mbps
f_{MAX_GDDR5}	Frequency for ECLK	—	—	—	—	—	—	MHz
$\frac{1}{2}$ UI	Half of Data Bit Time, or 90 degrees	—	—	—	—	—	—	ns
f_{PCLK}	PCLK frequency	—	—	—	—	—	—	MHz
Output TX to Input RX Margin per Edge		—	—	—	—	—	—	—
Generic DDRX5 Inputs/Outputs with Clock and Data Aligned at Pin (GDDR5_RX/TX.ECLK.Aligned) using PCLK Clock Input – Figure 2.8 and Figure 2.10								
t_{DVA_GDDR5}	Input Data Valid After CLK	—	—	—	—	—	—	ns + 1/2 UI
		—	—	—	—	—	—	ns
		—	—	—	—	—	—	UI
t_{DVE_GDDR5}	Input Data Hold After CLK	—	—	—	—	—	—	ns + 1/2 UI
		—	—	—	—	—	—	ns
		—	—	—	—	—	—	UI
t_{WINDOW_GDDR5A}	Input Data Valid Window	—	—	—	—	—	—	ns
t_{DIA_GDDR5}	Output Data Invalid After CLK Output	—	—	—	—	—	—	ns
t_{DIB_GDDR5}	Output Data Invalid Before CLK Output	—	—	—	—	—	—	ns
f_{DATA_GDDR5}	Input/Output Data Rate	—	—	—	—	—	—	Mbps
f_{MAX_GDDR5}	Frequency for ECLK	—	—	—	—	—	—	MHz
$\frac{1}{2}$ UI	Half of Data Bit Time, or 90 degrees	—	—	—	—	—	—	ns
f_{PCLK}	PCLK frequency	—	—	—	—	—	—	MHz
Output TX to Input RX Margin per Edge		—	—	—	—	—	—	—
Soft D-PHY DDRX4 Inputs/Outputs with Clock and Data Centered at Pin, using PCLK Clock Input								
$t_{SU_GDDR4_MP}$	Input Data Set-Up Before CLK	—	—	—	—	—	—	ns
		—	—	—	—	—	—	UI
$t_{HO_GDDR4_MP}$	Input Data Hold After CLK	—	—	—	—	—	—	ns
$t_{DVB_GDDR4_MP}$	Output Data Valid Before CLK Output	—	—	—	—	—	—	ns
		—	—	—	—	—	—	UI
$t_{DQVA_GDDR4_MP}$	Output Data Valid After CLK Output	—	—	—	—	—	—	ns
		—	—	—	—	—	—	UI

Parameter	Description	-3		-2		-1		Unit
		Min	Max	Min	Max	Min	Max	
$f_{\text{DATA_GDDR4_MP}}$	Input Data Bit Rate for MIPI PHY	—	—	—	—	—	—	Mbps
$\frac{1}{2}$ UI	Half of Data Bit Time, or 90 degrees	—	—	—	—	—	—	ns
f_{PCLK}	PCLK frequency	—	—	—	—	—	—	MHz
Output TX to Input RX Margin per Edge		—	—	—	—	—	—	—
Video DDRX71 Inputs/Outputs with Clock and Data Aligned at Pin (GDDR71_RX.ECLK) using PLL Clock Input – Figure 2.12 and Figure 2.13								
$t_{\text{RPBI_DVA}}$	Input Valid Bit "i" switch from CLK Rising Edge ("i" = 0 to 6, 0 aligns with CLK)	—	—	—	—	—	—	UI
		—	—	—	—	—	—	$\text{ns} + (1/2 + i) * \text{UI}$
$t_{\text{RPBI_DVE}}$	Input Hold Bit "i" switch from CLK Rising Edge ("i" = 0 to 6, 0 aligns with CLK)	—	—	—	—	—	—	UI
		—	—	—	—	—	—	$\text{ns} + (1/2 + i) * \text{UI}$
$t_{\text{TPBI_DOV}}$	Data Output Valid Bit "i" switch from CLK Rising Edge ("i" = 0 to 6, 0 aligns with CLK)	—	—	—	—	—	—	$\text{ns} + i * \text{UI}$
$t_{\text{TPBI_DOI}}$	Data Output Invalid Bit "i" switch from CLK Rising Edge ("i" = 0 to 6, 0 aligns with CLK)	—	—	—	—	—	—	$\text{ns} + (i + 1) * \text{UI}$
$t_{\text{TPBI_skew_UI}}$	TX skew in UI	—	—	—	—	—	—	UI
t_{B}	Serial Data Bit Time, = 1UI	—	—	—	—	—	—	ns
$f_{\text{DATA_TX71}}$	DDR71 Serial Data Rate	—	—	—	—	—	—	Mbps
$f_{\text{MAX_TX71}}$	DDR71 ECLK Frequency	—	—	—	—	—	—	MHz
f_{CLKIN}	7:1 Clock (PCLK) Frequency	—	—	—	—	—	—	MHz
Output TX to Input RX Margin per Edge		—	—	—	—	—	—	—
Memory Interface								
DDR3L READ (DQ Input Data are Aligned to DQS) – Figure 2.8								
$t_{\text{DVBDQ_DDR3L}}$	Data Input Valid before DQS Input	—	—	—	—	—	—	$\text{ns} + 1/2 \text{ UI}$
$t_{\text{DVADQ_DDR3L}}$	Data Input Valid after DQS Input	—	—	—	—	—	—	$\text{ns} + 1/2 \text{ UI}$
$f_{\text{DATA_DDR3L}}$	DDR Memory Data Rate	—	—	—	—	—	—	Mb/s
$f_{\text{MAX_ECLK_DDR3L}}$	DDR Memory ECLK Frequency	—	—	—	—	—	—	MHz
$f_{\text{MAX_SCLK_DDR3L}}$	DDR Memory SCLK Frequency	—	—	—	—	—	—	MHz
LPDDR3 READ (DQ Input Data are Aligned to DQS) – Figure 2.8								
$t_{\text{DVBDQ_LPDDR3}}$	Data Input Valid before DQS Input	—	—	—	—	—	—	$\text{ns} + 1/2 \text{ UI}$
$t_{\text{DVADQ_LPDDR3}}$	Data Input Valid after DQS Input	—	—	—	—	—	—	$\text{ns} + 1/2 \text{ UI}$
$f_{\text{DATA_LPDDR3}}$	DDR Memory Data Rate	—	—	—	—	—	—	Mb/s
$f_{\text{MAX_ECLK_LPDDR3}}$	DDR Memory ECLK Frequency	—	—	—	—	—	—	MHz
$f_{\text{MAX_SCLK_LPDDR3}}$	DDR Memory SCLK Frequency	—	—	—	—	—	—	MHz
DDR3L WRITE (DQ Output Data are Centered to DQS) – Figure 2.11								
$t_{\text{DQVBS_DDR3L}}$	Data Output Valid before DQS Output	—	—	—	—	—	—	$\text{ns} + 1/2 \text{ UI}$

Parameter	Description	-3		-2		-1		Unit
		Min	Max	Min	Max	Min	Max	
t_{DQVAs_DDR3L}	Data Output Valid after DQS Output	—	—	—	—	—	—	ns + 1/2 UI
f_{DATA_DDR3L}	DDR Memory Data Rate	—	—	—	—	—	—	Mb/s
$f_{MAX_ECLK_DDR3L}$	DDR Memory ECLK Frequency	—	—	—	—	—	—	MHz
$f_{MAX_SCLK_DDR3L}$	DDR Memory SCLK Frequency	—	—	—	—	—	—	MHz
LPDDR3 WRITE (DQ Output Data are Centered to DQS) – Figure 2.11								
t_{DQVBS_LPDDR3}	Data Output Valid before DQS Output	—	—	—	—	—	—	ns + 1/2 UI
t_{DQVAs_LPDDR3}	Data Output Valid after DQS Output	—	—	—	—	—	—	ns + 1/2 UI
f_{DATA_LPDDR3}	DDR Memory Data Rate	—	—	—	—	—	—	Mb/s
$f_{MAX_ECLK_LPDDR3}$	DDR Memory ECLK Frequency	—	—	—	—	—	—	MHz
$f_{MAX_SCLK_LPDDR3}$	DDR Memory SCLK Frequency	—	—	—	—	—	—	MHz

Notes:

- Commercial timing numbers are shown. Industrial numbers are typically slower and can be extracted from the Lattice Radiant software.
- General I/O timing numbers are based on LVCMOS 3.3V (WRIO), LVCMOS 1.8V (HPIO), 50RS, Fast Slew Rate, 0 pF load. Generic DDR timing are numbers based on LVDS I/O. DDR3L timing numbers are based on SSTL135.
- LPDDR3 timing numbers are based on HSUL12. Uses LVDS I/O standard for measurements.
- Maximum clock frequencies are tested under best case conditions. System performance may vary upon the user environment.
- All numbers are generated with the Lattice Radiant software.




Figure 2.7. Receiver RX.CLK.Centered Waveforms




Figure 2.8. Receiver RX.CLK.Aligned and DDR Memory Input Waveforms




Figure 2.9. Transmit TX.CLK.Centered and DDR Memory Output Waveforms





Figure 2.10. Transmit TX.CLK.Aligned Waveforms

Receiver – Shown for one LVDS Channel



Transmitter – Shown for one LVDS Channel




Figure 2.11. DDRX71 Video Timing Waveforms




Figure 2.12. Receiver DDRX71_RX Waveforms




Figure 2.13. Transmitter DDRX71_TX Waveforms

2.16. sysCLOCK PLL Timing

Table 2.33. sysCLOCK PLL Timing ($V_{CC} = 0.82\text{ V}$)

Parameter	Descriptions	Conditions	Min	Typ.	Max	Units
f_{IN}	Input Clock Frequency (CLKI, CLKFB)	—	10	—	800	MHz
f_{OUT}	Output Clock Frequency	—	—	800	2400	MHz
f_{VCO}	PLL VCO Frequency	—	—	1600	2500	MHz
T_{RST}	RST/Pulse width	—	5	—	—	μs
$T_{PHASESEL_SETUP}$	Setup time before phasestep/phaseloadreg is pulsed	—	5	—	—	ns
$T_{PHASEDIR_SETUP}$	Setup time before phasestep is pulsed	—	5	—	—	ns
$T_{PHASESTEP_PULSE}$	Pulse width (signal used to initiate VCO dynamic phase shift)	—	1 VCO cycle	—	—	Cycle
$T_{PHASELOADREG_PULSE}$	Pulse width (signal used to initiate post-divider dynamic phase shift)	—	10	—	—	ns
AC Characteristics						
t_{DT}	Output Clock Duty Cycle for even VCO post-divider value	—	48	50	52	%
	Output Clock Duty Cycle for odd VCO post-divider value	—	45	50	55	%
t_{CPA}	Coarse phase shift error (CLKOS, at all settings)	—	–5	—	5	%
t_{OPJIT}^1	Output Clock Period Jitter(P-P)(of the Internal output cycle)	—	—	+/-2.5%	—	%
	Output Clock Cycle-to-Cycle Jitter	—	—	—	—	ps p-p
	Output Clock Phase Jitter	—	—	—	—	ps p-p
t_{LOCK}	PLL Lock-in Time : multiply by reference divider output	—	—	500	—	Cycle
t_{UNLOCK}	PLL Unlock Time (from RESET goes HIGH)	—	—	3*reference_divider*reference_period	—	Cycle
t_{IPJIT}	Input Clock Jitter (Long-term, P-P) (max)	MHz	—	2% div. reference cycle	—	p-p

Note:

1. Jitter sample is taken over 10,000 samples for Period jitter, and 1,000 samples for Cycle-to-Cycle jitter of the primary PLL output with clean reference clock with no additional I/O toggling.

2.17. Internal Oscillators Characteristics

Table 2.34. Internal Oscillators ($V_{CCA} = 0.8\text{ V}$, $V_{CCAUXA} = 1.8\text{ V}$)

Symbol	Parameter Description	Min	Typ	Max	Unit
f_{CLKHF}	CLKK Clock Frequency	320	—	400	MHz
DCH_{CLKHF}	Duty Cycle (Clock High Period)	45	50	55	%

2.18. Hardened PCIe Characteristics

2.18.1. PCIe (2.5 Gbps)

Table 2.35. PCIe (2.5 Gbps)

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
Transmitter¹						
UI	Unit Interval	—	399.88	400	400.12	ps
BW _{TX}	Tx PLL bandwidth	—	1.5	—	22	MHz
PKG _{TX}	Tx PLL Peaking	—	—	—	3	dB
V _{TX-DIFF-PP}	Differential p-p Tx voltage swing	—	0.8	—	1.2	Vp-p
V _{TX-DIFF-PP-LOW}	Low power differential p-p Tx voltage swing	—	0.4	—	1.2	Vp-p
V _{TX-DE-RATIO-3.5dB}	Tx de-emphasis level ratio at 3.5dB	—	3	—	4	dB
T _{TX-RISE-FALL}	Transmitter rise and fall time	—	0.125	—	—	UI
T _{TX-EYE}	Transmitter Eye, including all jitter sources	—	0.75	—	—	UI
T _{TX-EYE-MEDIAN-to-MAX-JITTER}	Max. time between jitter median and max deviation from the median	—	—	—	0.125	UI
RL _{TX-DIFF}	Tx Differential Return Loss, including pkg and silicon	—	10	—	—	dB
RL _{TX-CM}	Tx Common Mode Return Loss, including pkg and silicon	50MHz < freq < 2.5GHz	6	—	—	dB
Z _{TX-DIFF-DC}	DC differential Impedance	—	80	—	120	Ω
V _{TX-CM-AC-P}	Tx AC peak common mode voltage, RMS	—	—	—	20	mV, RMS
I _{TX-SHORT}	Transmitter short-circuit current	—	—	—	90	mA
V _{TX-DC-CM}	Transmitter DC common-mode voltage	—	0	—	1.2	V
V _{TX-IDLE-DIFF-AC-p}	Electrical Idle Output peak voltage	—	—	—	20	mV
V _{TX-RCV-DETECT}	Voltage change allowed during Receiver Detect	—	—	—	600	mV
T _{TX-IDLE-MIN}	Min. time in Electrical Idle	—	20	—	—	ns
T _{TX-IDLE-SET-TO-IDLE}	Max. time from EI Order Set to valid Electrical Idle	—	—	—	8	ns
T _{TX-IDLE-TO-DIFF-DATA}	Max. time from Electrical Idle to valid differential output	—	—	—	8	ns
L _{TX-SKEW}	Lane-to-lane output skew	—	—	—	500 ps + 2 UI	ps
Receiver²						
UI	Unit Interval	—	399.88	400	400.12	ps
V _{RX-DIFF-PP}	Differential Rx peak-peak voltage	—	0.175	—	1.2	Vp-p
T _{RX-EYE³}	Receiver eye opening time	—	0.4	—	—	UI
T _{RX-EYE-MEDIAN-to-MAX-JITTER³}	Max time delta between median and deviation from median	—	—	—	0.3	UI
RL _{RX-DIFF}	Receiver differential Return Loss, package plus silicon	—	10	—	—	dB

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
R_{LX-CM}	Receiver common mode Return Loss, package plus silicon	—	6	—	—	dB
Z_{RX-DC}	Receiver DC single ended impedance	—	40	—	60	Ω
$Z_{RX-DIFF-DC}$	Receiver DC differential impedance	—	80	—	120	Ω
$Z_{RX-HIGH-IMP-DC}$	Receiver DC single ended impedance when powered down	—	200k	—	—	Ω
$V_{RX-CM-AC-P}^3$	Rx AC peak common mode voltage	—	—	—	150	mV, peak
$V_{RX-IDLE-DET-DIFF-PP}$	Electrical Idle Detect Threshold	—	65	—	175	mVp-p
$L_{RX-SKEW}$	Receiver lane-lane skew	—	—	—	20	ns

Notes:

1. Refer to PCI Express Base Specification Revision 4.0 Table 8-7 and 8-8 test conditions and requirements for respective parameters.
2. Refer to PCI Express Base Specification Revision 4.0 Table 8-11 test conditions and requirements for respective parameters.
3. Spec compliant requirement.

2.18.2. PCIe (5 Gbps)

Table 2.36. PCIe (5 Gbps)

Symbol	Description	Test Conditions	Min	Typ	Max	Unit
Transmitter¹						
UI	Unit Interval	—	199.94	200	200.06	ps
$B_{WTX-PKG-PLL1}$	Tx PLL bandwidth corresponding to $PKG_{TX-PLL1}$	—	8	—	16	MHz
$B_{WTX-PKG-PLL2}$	Tx PLL bandwidth corresponding to $PKG_{TX-PLL2}$	—	5	—	16	MHz
$P_{KGTX-PLL1}$	Tx PLL Peaking corresponding to $PKG_{TX-PLL1}$	—	—	—	3	dB
$P_{KGTX-PLL2}$	Tx PLL Peaking corresponding to $PKG_{TX-PLL2}$	—	—	—	1	dB
$V_{TX-DIFF-PP}$	Differential p-p Tx voltage swing	—	0.8	—	1.2	V, p-p
$V_{TX-DIFF-PP-LOW}$	Low power differential p-p Tx voltage swing	—	0.4	—	1.2	V, p-p
$V_{TX-DE-RATIO-3.5dB}$	Tx de-emphasis level ratio at 3.5dB	—	3	—	4	dB
$V_{TX-DE-RATIO-6dB}$	Tx de-emphasis level ratio at 6dB	—	5.5	—	6.5	dB
$T_{MIN-PULSE}$	Instantaneous lone pulse width	—	0.9	—	—	UI
$T_{TX-RISE-FALL}$	Transmitter rise and fall time	—	—	—	—	UI
T_{TX-EYE}	Transmitter Eye, including all jitter sources	—	0.75	—	—	UI
T_{TX-DJ}	Tx deterministic jitter > 1.5 MHz	—	—	—	0.15	UI
T_{TX-RJ}	Tx RMS jitter < 1.5 MHz	—	—	—	3	ps, RMS
$T_{RF-MISMATCH}$	Tx rise/fall time mismatch	—	—	—	0.1	UI
$R_{LTX-DIFF}$	Tx Differential Return Loss, including package and silicon	50 MHz < freq < 1.25 GHz	10	—	—	dB
		1.25 GHz < freq < 2.5 GHz	8	—	—	dB
R_{LTX-CM}	Tx Common Mode Return Loss, including package and silicon	50 MHz < freq < 2.5 GHz	6	—	—	dB
$Z_{TX-DIFF-DC}$	DC differential Impedance	—	—	—	120	Ω

Symbol	Description	Test Conditions	Min	Typ	Max	Unit
$V_{TX-CM-AC-PP}$	Tx AC peak common mode voltage, peak-peak	—	—	—	150	mV, p-p
$I_{TX-SHORT}$	Transmitter short-circuit current	—	—	—	90	mA
$V_{TX-DC-CM}$	Transmitter DC common-mode voltage	—	0	—	1.2	V
$V_{TX-IDLE-DIFF-DC}$	Electrical Idle Output DC voltage	—	0	—	5	mV
$V_{TX-IDLE-DIFF-AC-p}$	Electrical Idle Differential Output peak voltage	—	—	—	20	mV
$V_{TX-RCV-DETECT}$	Voltage change allowed during Receiver Detect	—	—	—	600	mV
$T_{TX-IDLE-MIN}$	Min. time in Electrical Idle	—	20	—	—	ns
$T_{TX-IDLE-SET-TO-IDLE}$	Max. time from EI Order Set to valid Electrical Idle	—	—	—	8	ns
$T_{TX-IDLE-TO-DIFF-DATA}$	Max. time from Electrical Idle to valid differential output	—	—	—	8	ns
$L_{TX-SKEW}$	Lane-to-lane output skew	—	—	—	500 + 4 UI	ps
Receiver²						
UI	Unit Interval	—	199.94	200	200.06	ps
$V_{RX-DIFF-PP}$	Differential Rx peak-peak voltage	—	0.34 ³	—	1.2	V, p-p
$T_{RX-RJ-RMS}$	Receiver random jitter tolerance (RMS)	1.5 MHz – 100 MHz Random noise	—	—	4.2	ps, RMS
T_{RX-DJ}	Receiver deterministic jitter tolerance	—	—	—	88	ps
$R_{LRX-DIFF}$	Receiver differential Return Loss, package plus silicon	50 MHz < freq < 1.25 GHz	10	—	—	dB
		1.25 GHz < freq < 2.5 GHz	8	—	—	dB
R_{LRX-CM}	Receiver common mode Return Loss, package plus silicon	—	6	—	—	dB
Z_{RX-DC}	Receiver DC single ended impedance	—	40	—	60	Ω
$Z_{RX-HIGH-IMP-DC}$	Receiver DC single ended impedance when powered down	—	200k	—	—	Ω
$V_{RX-CM-AC-P}^3$	Rx AC peak common mode voltage	—	—	—	150	mV, peak
$V_{RX-IDLE-DET-DIFF-PP}$	Electrical Idle Detect Threshold	—	65	—	340 ³	mv, pp
$L_{RX-SKEW}$	Receiver lane-lane skew	—	—	—	8	ns

Notes:

1. Refer to PCI Express Base Specification Revision 4.0 Table 8-7 and 8-8 test conditions and requirements for respective parameters.
2. Refer to PCI Express Base Specification Revision 4.0 Table 8-11 test conditions and requirements for respective parameters.
3. Spec compliant requirement.

2.18.3. PCIe (8 Gbps)

Table 2.37. PCIe (8 Gbps)

Symbol	Description	Test Conditions	Min	Typ	Max	Unit
Transmitter¹						
UI	Unit Interval	—	124.9625	125	125.0375	ps
$B_{WTX-PKG-PLL1}$	Tx PLL bandwidth corresponding to $PKG_{TX-PLL1}$	—	2.0	—	4.0	MHz

Symbol	Description	Test Conditions	Min	Typ	Max	Unit
B _{WTX-PKG-PLL2}	Tx PLL bandwidth corresponding to PKG _{TX-PLL2}	—	2.0	—	5.0	MHz
P _{KGTX-PLL1}	Tx PLL Peaking corresponding to PKG _{TX-PLL1}	—	—	—	2.0	dB
P _{KGTX-PLL2}	Tx PLL Peaking corresponding to PKG _{TX-PLL2}	—	—	—	1.0	dB
V _{TX-DIFF-PP}	Differential p-p Tx voltage swing	—	0.8	—	1.3	V, p-p
V _{TX-DIFF-PP-LOW}	Low power differential p-p Tx voltage swing	—	0.4	—	1.3	V, p-p
V _{TX-EIEOS-FS}	Minimum voltage swing during EIEOS for full swing signaling	—	0.250	—	—	V, p-p
V _{TX-EIEOS-RS}	Minimum voltage swing during EIEOS for reduced swing signaling	—	0.232	—	—	V, p-p
ps _{21TX-ROOT-DEVICE}	Pseudo package loss of a device containing root ports	—	—	—	3.0	dB
ps _{21TX-NON-ROOT-DEVICE}	Pseudo package loss of a device not containing root ports	—	—	—	3.0	dB
V _{TX-BOOST-FS}	Maximum nominal Tx boost ratio for full swing	Nominal boost beyond 8.0 dB is limited to guarantee that ps _{21TX} limits are satisfied	—	8.0	—	dB
V _{TX-BOOST-RS}	Maximum nominal Tx boost ratio for reduced swing	—	—	2.5	—	dB
EQ _{TX-COEFF-RES}	Tx Coefficient resolution	—	1/63	—	1/24	N/A
TX _{TX-UTJ}	Tx uncorrelated total jitter	Refer to Section 8.3.5.8 of the PCIe 4.0 Base Specification for details	—	—	31.25	ps PP at 10-12 BER
TX _{TX-UTJ-SRIS}	Tx uncorrelated total jitter when testing for the IR clock mode with SSC	Refer to Section 8.3.5.8 of the PCIe 4.0 Base Specification for details	—	—	33.83	ps PP at 10-12 BER
TX _{TX-UDJDD}	Tx uncorrelated Dj for non-embedded Refclk	Refer to Section 8.3.5.8 of the PCIe 4.0 Base Specification for details	—	—	12	ps PP
TX _{TX-UPW-TJ}	Total uncorrelated pulse width jitter	Refer to Section 8.3.5.9 of the PCIe 4.0 Base Specification for details	—	—	24	ps PP at 10-12 BER
TX _{TX-UPWDJDD}	Deterministic DjDD uncorrelated pulse width jitter	Refer to Section 8.3.5.9 of the PCIe 4.0 Base Specification for details	—	—	10	ps PP
TX _{TX-RJ}	Tx Random jitter	Informative parameter only. Range of Rj possible with zero to maximum allowed TX _{TX-UDJDD}	1.4	—	2.2	ps RMS
L _{TX-SKEW}	Lane-to-Lane Output Skew	Between any two Lanes within a single Transmitter	—	—	1.5	ns
R _{LTX-DIFF}	Tx Differential Return Loss, including package and silicon	50 MHz < freq < 1.25 GHz	–10	—	—	dB
		1.25 GHz < freq < 2.5 GHz	–8	—	—	dB
		2.5 GHz < freq < 4.0 GHz	–6	—	—	dB
R _{LTX-CM}	Tx Common Mode Return Loss, including package and silicon	50 MHz < freq < 2.5 GHz	–6	—	—	dB
		2.5 GHz < freq < 4.0 GHz	–3	—	—	dB
Z _{TX-DIFF-DC}	DC differential Impedance	—	—	—	120	Ω

Symbol	Description	Test Conditions	Min	Typ	Max	Unit
$V_{TX-AC-CM-PP}$	Tx AC peak common mode voltage, peak-peak	—	—	—	150	mV, p-p
$I_{TX-SHORT}$	Transmitter short-circuit current	—	—	—	90	mA
$V_{TX-DC-CM}$	Transmitter DC common-mode voltage	—	0	—	1.2	V
$V_{TX-IDLE-DIFF-DC}$	Electrical Idle Output DC voltage	—	0	—	5	mV
$V_{TX-IDLE-DIFF-AC-p}$	Electrical Idle Differential Output peak voltage	—	0	—	20	mV
$V_{TX-RCV-DETECT}$	Voltage change allowed during Receiver Detect	—	—	—	600	mV
$T_{TX-IDLE-MIN}$	Min. time in Electrical Idle	—	20	—	—	ns
$T_{TX-IDLE-SET-TO-IDLE}$	Max. time from EI Order Set to valid Electrical Idle	—	—	—	8	ns
$T_{TX-IDLE-TO-DIFF-DATA}$	Max. time from Electrical Idle to valid differential output	—	—	—	8	Ns
Receiver²						
UI	Unit Interval	—	124.9625	125	125.0375	Ps
$BW_{RX-PKG-PLL1}$	Rx PLL bandwidth corresponding to $PKG_{RX-PLL1}$	—	2.0	—	4.0	MHz
$BW_{RX-PKG-PLL2}$	Rx PLL bandwidth corresponding to $PKG_{RX-PLL2}$	—	2.0	—	5.0	MHz
$PKG_{RX-PLL1}$	Maximum Rx PLL peaking corresponding to $BW_{RX-PKG-PLL1}$	—	—	2.0	—	dB
$PKG_{RX-PLL2}$	Maximum Rx PLL peaking corresponding to $BW_{RX-PKG-PLL2}$	—	—	1.0	—	dB
$T_{RX-JTOL-BP-MASK}$	JTOL Bandpass Masks (Optional)	Sin sweeps with DJ & RJ	—	0 error in 3e9	—	BER
$T_{RX-EYE-STRESS}$	RX input stress test (Amplitude and Jitter stress tolerance)	—	—	0 error in 1e12	—	BER
$RL_{RX-DIFF}$	Receiver differential Return Loss, package plus silicon	50 MHz < freq < 1.25 GHz	10	—	—	dB
		1.25 GHz < freq < 2.5 GHz	8	—	—	dB
		2.5 GHz < freq < 4 GHz	5	—	—	dB
RL_{RX-CM}	Receiver common mode Return Loss, package plus silicon	50 MHz < freq < 2.5 GHz	6	—	—	dB
		2.5 GHz < freq <= 4 GHz	5	—	—	dB
$RX_{GND-FLOAT}$	Rx termination float time	—	—	—	500	Ns
$V_{RX-CM-AC-P}$	Rx AC common mode voltage	Measured at Rx pins into a pair of 50Ω terminations to ground	—	—	75 for EH < 100mVPP 125 for EH >= 100 mVPP	mV, peak
$Z_{RX-HIGH-IMP-DC-POS}$	DC input CM input impedance for $V \geq 0$ during reset or power-down	Voltage measured with respect to ground	10 (0-200 mV) 20 (> 200 mV)	—	—	kΩ
$Z_{RX-HIGH-IMP-DC-NEG}$	DC input CM input impedance for $V < 0$ during reset or power-down	—	1.0	—	—	kΩ
$V_{RX-IDLE-DET-DIFF-PP}$	Electrical Idle Detect Threshold	—	65	—	175 ³	mv, pp
$T_{RX-IDLE-DET-DIFF-}$	Unexpected Electrical Idle Enter	—	—	—	10	ms

Symbol	Description	Test Conditions	Min	Typ	Max	Unit
ENTERTIME	Detect Threshold Integration Time					
L _{RX-SKEW}	Receiver –lane-lane skew	—	—	—	6	ns

Notes:

1. Refer to PCI Express Base Specification Revision 4.0 Table 8-7 and 8-8 test conditions and requirements for respective parameters.
2. Refer to PCI Express Base Specification Revision 4.0 Table 8-11 test conditions and requirements for respective parameters.

2.18.4. PCIe (16 Gbps)

Table 2.38. PCIe (16 Gbps)

Symbol	Description	Test Conditions	Min	Typ	Max	Unit
Transmitter¹						
UI	Unit Interval	—	62.48125	62.5	62.51875	ps
B _{WTX-PKG-PLL1}	Tx PLL bandwidth corresponding to PKG _{TX-PLL1}	—	2.0	—	4.0	MHz
B _{WTX-PKG-PLL2}	Tx PLL bandwidth corresponding to PKG _{TX-PLL2}	—	2.0	—	5.0	MHz
P _{KGTX-PLL1}	Tx PLL Peaking corresponding to PKG _{TX-PLL1}	—	—	—	2.0	dB
P _{KGTX-PLL2}	Tx PLL Peaking corresponding to PKG _{TX-PLL2}	—	—	—	1.0	dB
V _{TX-DIFF-PP}	Differential p-p Tx voltage swing	—	0.8	—	1.3	V, p-p
V _{TX-DIFF-PP-LOW}	Low power differential p-p Tx voltage swing	—	0.4	—	1.3	V, p-p
V _{TX-EIEOS-FS}	Minimum voltage swing during EIEOS for full swing signaling	—	0.250	—	—	V, p-p
V _{TX-EIEOS-RS}	Minimum voltage swing during EIEOS for reduced swing signaling	—	0.232	—	—	V, p-p
ps21 _{TX-ROOT-DEVICE}	Pseudo package loss of a device containing root ports	—	—	—	3.0	dB
ps21 _{TX-NON-ROOT-DEVICE}	Pseudo package loss of a device not containing root ports	—	—	—	3.0	dB
V _{TX-BOOST-FS}	Maximum nominal Tx boost ratio for full swing	Nominal boost beyond 8.0 dB is limited to guarantee that ps21TX limits are satisfied	—	8.0	—	dB
V _{TX-BOOST-RS}	Maximum nominal Tx boost ratio for reduced swing	—	—	2.5	—	dB
EQ _{TX-COEFF-RES}	Tx Coefficient resolution	—	1/63	—	1/24	N/A
TX _{TX-UTJ}	Tx uncorrelated total jitter	Refer to Section 8.3.5.8 of the PCIe 4.0 Base Specification for details	—	—	12.5	ps PP at 10-12 BER
TX _{TX-UTJ-SRIS}	Tx uncorrelated total jitter when testing for the IR clock mode with SSC	Refer to Section 8.3.5.8 of the PCIe 4.0 Base Specification for details	—	—	15.85	ps PP at 10-12 BER
TX _{TX-UDJDD}	Tx uncorrelated Dj for non-embedded Refclk	Refer to Section 8.3.5.8 of the PCIe 4.0 Base Specification for details	—	—	6.25	ps PP
TX _{TX-UPW-TJ}	Total uncorrelated pulse width jitter	Refer to Section 8.3.5.9 of the PCIe 4.0 Base Specification for details	—	—	12.5	ps PP at 10-12 BER

Symbol	Description	Test Conditions	Min	Typ	Max	Unit
TX _{TX-UPWJDD}	Deterministic DJDD uncorrelated pulse width jitter	Refer to Section 8.3.5.9 of the PCIe 4.0 Base Specification for details	—	—	5	ps PP
TX _{TX-RJ}	Tx Random jitter	Informative parameter only. Range of Rj possible with zero to maximum allowed TX _{TX-UDJDD}	0.45	—	0.89	ps RMS
L _{TX-SKEW}	Lane-to-Lane Output Skew	Between any two Lanes within a single Transmitter	—	—	1.25	ns
R _{LTX-DIFF}	Tx Differential Return Loss, including package and silicon	50 MHz < freq < 1.25 GHz	–10	—	—	dB
		1.25 GHz < freq < 2.5 GHz	–8	—	—	dB
		2.5 GHz < freq < 8.0 GHz	–6	—	—	dB
R _{LTX-CM}	Tx Common Mode Return Loss, including package and silicon	50 MHz < freq < 2.5 GHz	–6	—	—	dB
		2.5 GHz < freq < 8.0 GHz	–3	—	—	dB
Z _{TX-DIFF-DC}	DC differential Impedance	—	—	—	120	Ω
V _{TX-AC-CM-PP}	Tx AC peak common mode voltage, peak-peak	—	—	—	150	mV, p-p
I _{TX-SHORT}	Transmitter short-circuit current	—	—	—	90	mA
V _{TX-DC-CM}	Transmitter DC common-mode voltage	—	0	—	1.2	V
V _{TX-IDLE-DIFF-DC}	Electrical Idle Output DC voltage	—	0	—	5	mV
V _{TX-IDLE-DIFF-AC-p}	Electrical Idle Differential Output peak voltage	—	0	—	20	mV
V _{TX-RCV-DETECT}	Voltage change allowed during Receiver Detect	—	—	—	600	mV
T _{TX-IDLE-MIN}	Min. time in Electrical Idle	—	20	—	—	ns
T _{TX-IDLE-SET-TO-IDLE}	Max. time from EI Order Set to valid Electrical Idle	—	—	—	8	ns
T _{TX-IDLE-TO-DIFF-DATA}	Max. time from Electrical Idle to valid differential output	—	—	—	8	s
Receiver²						
UI	Unit Interval	—	62.48125	62.5	62.51875	ps
BW _{RX-PKG-PLL1}	Rx PLL bandwidth corresponding to PKG _{RX-PLL1}	—	2.0	—	4.0	MHz
BW _{RX-PKG-PLL2}	Rx PLL bandwidth corresponding to PKG _{RX-PLL2}	—	2.0	—	5.0	MHz
PKG _{RX-PLL1}	Maximum Rx PLL peaking corresponding to BW _{RX-PKG-PLL1}	—	—	2.0	—	dB
PKG _{RX-PLL2}	Maximum Rx PLL peaking corresponding to BW _{RX-PKG-PLL2}	—	—	1.0	—	dB
T _{RX-JTOL-BP-MASK}	JTOL Bandpass Masks (Optional)	Sin sweeps with DJ & RJ	—	0 error in 3e9	—	BER
T _{RX-EYE-STRESS}	RX input stress test (Amplitude and Jitter stress tolerance)	—	—	0 error in 1e12	—	BER
R _{LTX-DIFF}	Receiver differential Return Loss, package plus silicon	50 MHz < freq < 1.25 GHz	10	—	—	dB
		1.25 GHz < freq < 2.5 GHz	8	—	—	dB
		2.5 GHz < freq < 4 GHz	5	—	—	dB
R _{LTX-CM}	Receiver common mode Return Loss, package plus silicon	50 MHz < freq < 2.5 GHz	6	—	—	dB
		2.5 GHz < freq <= 4 GHz	5	—	—	dB
RX _{GND-FLOAT}	Rx termination float time	—	—	—	500	Ns

Symbol	Description	Test Conditions	Min	Typ	Max	Unit
$V_{RX-CM-AC-P}$	Rx AC common mode voltage	Measured at Rx pins into a pair of 50 Ω terminations to ground	—	—	75 for EH < 100mVPP 125 for EH $\geq$ 100 mVPP	mV, peak
$Z_{RX-HIGH-IMP-DC-POS}$	DC input CM input impedance for $V \geq 0$ during reset or power-down	Voltage measured with respect to ground	10 (0-200 mV) 20 (> 200 mV)	—	—	k Ω
$Z_{RX-HIGH-IMP-DC-NEG}$	DC input CM input impedance for $V < 0$ during reset or power-down	—	1.0	—	—	k Ω
$V_{RX-IDLE-DET-DIFF-PP}$	Electrical Idle Detect Threshold	—	65	—	175 ³	mv, pp
$T_{RX-IDLE-DET-DIFF-ENTERTIME}$	Unexpected Electrical Idle Enter Detect Threshold Integration Time	—	—	—	10	ms
$L_{RX-SKEW}$	Receiver –lane-lane skew	—	—	—	5	ns

Notes:

1. Refer to PCI Express Base Specification Revision 4.0 Table 8-7 and 8-8 test conditions and requirements for respective parameters.
2. Refer to PCI Express Base Specification Revision 4.0 Table 8-11 test conditions and requirements for respective parameters.

2.18.5. PCIe Reference Clock Requirements

Table 2.39. PCIe REFCLK DC Specifications and AC Timing Requirements

Symbol	Description	100 MHz Input		Unit
		Min	Max	
Rising Edge Rate	Rising Edge Rate	0.6	4.0	V/ns
Falling Edge Rate	Falling Edge Rate	0.6	4.0	V/ns
V_{IH}	Differential Input High Voltage	+150	—	mV
V_{IL}	Differential Input Low Voltage	—	–150	mV
V_{CROSS}	Absolute crossing point voltage	+250	+550	mV
$V_{CROSS\ DELTA}$	Variation of V_{CROSS} over all rising clock edges	—	+140	mV
V_{RB}	Ring-back Voltage Margin	–100	+100	mV
T_{STABLE}	Time before V_{RB} is allowed	500	—	ps
$T_{PERIOD\ AVG}$	Average Clock Period Accuracy	–300	+2800	ppm
$T_{CJITTER}$	Cycle to Cycle Jitter	—	150	ps
V_{MAX}	Absolute Max input voltage	—	+1.15	V
V_{MIN}	Absolute Min input voltage	—	–0.3	V
Duty Cycle	Duty Cycle	40	60	%
Rise-Fall Matching	Rising edge rate (REFCLK+) to falling edge rate (REFCLK-) matching	—	20	%
Z_{DC}	Clock source DC impedance	40	60	Ω

Note: For additional information, refer to the PCI Express Base Specification 4.0 section 8.6.2 REFCLK AC Specifications.

2.19. sysCONFIG Port Timing Specifications

Table 2.40. Avant sysCONFIG Port Timing Specifications

Symbol	Parameter	Device	Min	Typ.	Max	Unit
Controller SPI POR/REFRESH Timing						
t_{ICFG}	REFRESH command executed, to the rising edge of INITN	—	—	—	30	μ s
t_{VMC_MASTER}	Time from rising edge of INITN to the valid Controller MCLK	—	—	—	5	μ s
f_{MCLK_DEF}	Default MCLK frequency (Before MCLK frequency selection in bitstream)	—	—	3.5	—	MHz
t_{ICFG_POR}	Time during POR, from VCC, VCCAUX, VCCIO0, or VCCIO1 (whichever is the last) pass POR trip voltage, to the rising edge if INITN	—	—	—	5	ms
Target SPI POR						
$t_{CFGMODE_INH}$	Time during POR, from V _{CC} , V _{CCAUX} , V _{CCIO0} or V _{CCIO1} (whichever is the last) pass POR trip voltage, to pull CFGMODE LOW to prevent entering MSPI mode	—	—	—	1	μ s
PROGRAMN Configuration Timing						
$t_{PROGRAMN}$	PROGRAMN LOW pulse accepted	—	50	—	—	ns
$t_{PROGRAMN_RJ}$	PROGRAMN LOW pulse rejected	—	—	—	25	ns
t_{INIT_LOW}	PROGRAMN LOW to INITN LOW	—	—	—	100	ns
t_{INIT_HIGH}	PROGRAMN LOW to INITN HIGH	—	—	30	—	ns
t_{DONE_LOW}	PROGRAMN LOW to DONE LOW	—	—	—	55	μ s
$t_{DONE_HIGH}^1$	PROGRAMN HIGH to DONE HIGH	—	—	—	2	s
t_{IODISS}	PROGRAMN LOW to I/O Disabled	—	—	—	125	ns
Controller SPI						
f_{MCLK}	Max selected MCLK output frequency	—	—	150	165	MHz
f_{MCLK_DC}	MCLK output clock duty cycle	—	40	—	60	%
t_{MCLKH}	MCLK output clock pulse width HIGH	—	3	—	—	ns
t_{MCLKL}	MCLK output clock pulse width LOW	—	3	—	—	ns
t_{SU_MSI}	MSI to MCLK setup time	—	3	—	—	ns
t_{HD_MSI}	MSI to MCLK hold time	—	0.5	—	—	ns
$t_{CO_MSO}^1$	MCLK to MSO delay	—	—	—	12	ns
Target SPI						
f_{CCLK}	CCLK input clock frequency	—	—	—	135	MHz
t_{CCLKH}	CCLK input clock pulse width HIGH	—	3.5	—	—	ns
t_{CCLKL}	CCLK input clock pulse width LOW	—	3.5	—	—	ns
t_{VMC_SLAVE}	Time from rising edge of INITN to target CCLK driven	—	50	—	—	ns
f_{CCLK_DC}	CCLK input clock duty cycle	—	40	—	60	%
t_{SU_SSI}	SSI to CCLK setup time	—	3.2	—	—	ns
t_{HD_SSI}	SSI to CCLK hold time	—	1.9	—	—	ns
t_{CO_SSO}	CCLK falling edge to valid SSO output	—	—	—	30	ns
t_{EN_SSO}	CCLK falling edge to SSO output enabled	—	—	—	30	ns
t_{DIS_SSO}	CCLK falling edge to SSO output disabled	—	—	—	30	ns

Symbol	Parameter	Device	Min	Typ.	Max	Unit
t_{HIGH_SCSN}	SCSN HIGH time	—	74	—	—	ns
t_{SU_SCSN}	SCSN to CCLK setup time	—	3.5	—	—	ns
t_{HD_SCSN}	SCSN to CCLK hold time	—	1.6	—	—	ns
Wake-Up Timing						
$t_{WAKEUP_DONE_HIGH}^1$	Last configuration clock cycle to DONE going HIGH	—	—	—	60	μ s
$t_{FIO_EN}^1$	User I/O enabled in Early I/O Mode (from the first Config clock to Early I/O Active)	LAV-AT-E/G/X30	—	—	—	cycle
		LAV-AT-E/G/X50	—	—	—	cycle
		LAV-AT-E/G/X70	—	—	—	cycle
t_{IOEN}^1	User I/O enabled to DONE pin HIGH	—	130	—	—	ns
$t_{MCLKZ}^{1,2}$	Controller MCLK to Hi-Z	—	—	—	2.5	μ s

Notes:

- Based on LAV-AT-E70/LAV-AT-G70/LAV-AT-X70 uncompressed/unauthenticated/default MCLK timing (3.5 MHz)/x1. Other permutations result in different values.
- Measure using LVCMOS18, default MCLK frequency, slow slew rate.




Figure 2.14. Controller SPI POR/REFRESH Timing




Figure 2.15. Target SPI POR/REFRESH Timing




Figure 2.16. Controller SPI PROGRAMN Timing




Figure 2.17. Target SPI PROGRAMN Timing






Figure 2.18. Controller SPI Configuration Timing






Figure 2.21. Target SPI Wake-Up Timing

2.20. JTAG Port Timing Specifications

Table 2.41. JTAG Port Timing Specifications

Symbol	Parameter	Min	Typ.	Max	Units
f_{MAX}	TCK clock frequency	—	—	25	MHz
t_{BTCPH}	TCK clock pulse width high	20	—	—	ns
t_{BTCPL}	TCK clock pulse width low	20	—	—	ns
t_{BTS}	TCK TAP setup time	5	—	—	ns
t_{BTH}	TCK TAP hold time	5	—	—	ns
t_{BTRF}	TAP controller TDO rise/fall time ¹	100	—	—	mV/ns
t_{BTCO}	TAP controller falling edge of clock to valid output	—	—	14	ns
$t_{BTCODIS}$	TAP controller falling edge of clock to valid disable	—	—	14	ns
t_{BTCOEN}	TAP controller falling edge of clock to valid enable	—	—	14	ns
t_{BTCRS}	BSCAN test capture register setup time	8	—	—	ns
t_{BTCRH}	BSCAN test capture register hold time	25	—	—	ns
t_{BUTCO}	BSCAN test update register, falling edge of clock to valid output	—	—	25	ns
$t_{BTUODIS}$	BSCAN test update register, falling edge of clock to valid disable	—	—	25	ns
$t_{BTUPOEN}$	BSCAN test update register, falling edge of clock to valid enable	—	—	25	ns

Note:

1. Based on default I/O setting of slow slew rate.





Figure 2.22. JTAG Port Timing Waveforms

2.21. Switching Test Conditions

Figure 2.23 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are listed in Table 2.42.



*CL Includes Test Fixture and Probe Capacitance

Figure 2.23. Output Test Load, LVTTTL and LVCMOS Standards

Table 2.42. Test Fixture Required Components, Non-Terminated Interfaces

Test Condition	R_1	R_2	C_L	Timing Ref.	V_T
LVTTTL and other LVCMOS settings ($L \geq H$, $H \geq L$)	∞	∞	0 pF	LVCMOS 3.3 = 1.5 V	—
				LVCMOS 2.5 = $V_{CCIO}/2$	—
				LVCMOS 1.8 = $V_{CCIO}/2$	—
				LVCMOS 1.5 = $V_{CCIO}/2$	—
				LVCMOS 1.2 = $V_{CCIO}/2$	—
LVCMOS 2.5 I/O ($Z \geq H$)	∞	1 M Ω	0 pF	$V_{CCIO}/2$	—
LVCMOS 2.5 I/O ($Z \geq L$)	1 M Ω	∞	0 pF	$V_{CCIO}/2$	V_{CCIO}
LVCMOS 2.5 I/O ($H \geq Z$)	∞	100	0 pF	$V_{OH} - 0.10$	—
LVCMOS 2.5 I/O ($L \geq Z$)	100	∞	0 pF	$V_{OL} + 0.10$	V_{CCIO}

Note: Output test conditions for all other interfaces are determined by the respective standards.

References

- [Avant-E Web Page](#)
- [Avant-G Web Page](#)
- [Avant-X Web Page](#)

A variety of technical notes for the Lattice Avant platform are available.

- [High-Speed PCB Design Considerations \(FPGA-TN-02178\)](#)
- [Lattice Avant Embedded Memory User Guide \(FPGA-TN-02289\)](#)
- [Lattice Avant Hardware Checklist \(FPGA-TN-02317\)](#)
- [Lattice Avant High-Speed I/O and External Memory Interface \(FPGA-TN-02300\)](#)
- [Lattice Avant Power User Guide \(FPGA-TN-02291\)](#)
- [Lattice Avant sysCLOCK PLL Design and User Guide \(FPGA-TN-02298\)](#)
- [Lattice Avant sysDSP User Guide \(FPGA-TN-02293\)](#)
- [Lattice Avant sysCONFIG User Guide \(FPGA-TN-02299\)](#)
- [Lattice Avant sysI/O User Guide \(FPGA-TN-02297\)](#)
- [Lattice Avant Multi-Boot User Guide \(FPGA-TN-02314\)](#)
- [Lattice Memory Mapped Interface and Lattice Interrupt Interface User Guide \(FPGA-UG-02039\)](#)
- [sub-LVDS Signaling Using Lattice Devices \(FPGA-TN-02028\)](#)
- [Thermal Management \(FPGA-TN-02044\)](#)
- [Using TraceID \(FPGA-TN-02084\)](#)

For more information on Lattice Avant-related IP, reference designs, and board documents, refer to the following pages:

- [SGMII and Gb Ethernet PCS IP Core – Lattice Radiant Software \(FPGA-IPUG-02077\)](#)
- [Avant-E Evaluation Board – User Guide \(FPGA-EB-02057\)](#)
- [IP and Reference Designs for Avant](#)
- [Development Kits and Boards for Avant](#)

For further information on interface standards refer to the following websites:

- JEDEC Standards (LVTTL, LVCMOS, SSTL) – www.jedec.org
- PCI – www.pcisig.com

Other references:

- [Lattice Insights](#) for Lattice Semiconductor training courses and learning plans
- [Lattice Radiant](#) FPGA design software

Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.

For frequently asked questions, refer to the Lattice Answer Database at <https://www.latticesemi.com/Support/AnswerDatabase>.

Revision History

Revision 0.74, March 2024

Section	Change Summary
DC and Switching Characteristics	- Newly added the Power Supply Sequencing section. - Removed “<i>and follow the SMIA 1.0, Part 2: CCP2 Specification</i>” from the SubLVDS (Input Only) section. Table 2.32. Avant External Switching Characteristics (VCC = 0.82 V): - changed t_{CO} to $t_{CO}(HPIO)$ and $T_{CO}(WRIO)$ and provided data accordingly; - changed t_H to $t_H(HPIO)$ and $T_H(WRIO)$ and provided data accordingly; - changed t_{SU_DEL} to $t_{SU_DEL}(HPIO)$ and $T_{SU_DEL}(WRIO)$ and provided data accordingly; - changed t_{COPLL} to $t_{COPLL}(HPIO)$ and $t_{COPLL}(WRIO)$ and provided data accordingly; - updated data for t_{SUPLL}, t_{HPLL}, t_{SU_DEPLL}, and t_{H_DEPLL} parameters; - newly added <i>General I/O Pin Parameters Using Regional Clock Input without PLL</i> parameters and related data; - newly added <i>General I/O Pin Parameters Using Regional Clock Input with PLL</i> parameters and related data; - updated Note 2 to <i>General I/O timing numbers are based on LVCMOS 3.3V (WRIO), LVCMOS 1.8V (HPIO), 50RS, Fast Slew Rate, 0 pF load.</i> - Added the Hardened PCIe Characteristics section back to this version. - Replaced 500k with LAV-AT-E70/LAV-AT-G70/LAV-AT-X70 to Note 1 of Table 2.40. Avant sysCONFIG Port Timing Specifications.

Revision 0.73, November 2023

Section	Change Summary
All	- Added support for Avant-AT-G/X devices. - Replaced some of the instances of master/slave with controller/target.
Introduction	- Added a Note. - Updated Table 1.1. Specification Status for Avant Devices adding Avant-AT-G/X device related information.
DC and Switching Characteristics	- Newly added Table 2.1. Absolute Maximum Ratings for Avant-AT-G/X Devices, Table 2.3. Recommended Operating Conditions for Avant-AT-G/X Devices ^{1, 2, 3} and Table 2.30. LMMI FMAX Summary for Avant-AT-G/X Devices. - Removed <i>LPDDR2</i> from the Differential SSTL135D (Output Only) section - Removed <i>LPDDR2</i> from the Differential HSUL12D (Output Only) section. - Table 2.32. Avant External Switching Characteristics (VCC = 0.82 V): - removed all the DDR3 and LPDDR2 related information. - separated DDR3L and LPDDR3 parameters as well as their related information. - Table 2.40. Avant sysCONFIG Port Timing Specifications: - removed <i>bulk-erase off</i> from t_{ICFG} symbol parameter; - removed $t_{ACT_PROGRAM_H}$ and t_{CONFIG_CLK} symbols from Target SPI POR area; - removed <i>bulk-erase off</i> from t_{INIT_HIGH} symbol; - changed symbol name to f_{CLK_DC} in Target SPI area; - removed all the I²C/I³C symbols; - added <i>from the first Config clock to Early I/O Active</i> to t_{FIO_EN} symbol; - updated the t_{IOEN} parameter to <i>User I/O enabled to DONE pin HIGH</i>; - updated Note 1 to <i>Based on 500k uncompressed/unauthenticated/default MCLK timing....</i> - Updated Figure 2.14. Controller SPI POR/REFRESH Timing. - Updated Figure 2.15. Target SPI POR/REFRESH Timing. - Updated Figure 2.16. Controller SPI PROGRAMN Timing. - Updated Figure 2.17. Target SPI PROGRAMN Timing. - Updated Figure 2.20. Controller SPI Wake-Up Timing.

Section	Change Summary
	Updated Figure 2.21. Target SPI Wake-Up Timing.

Revision 0.72, October 2023

Section	Change Summary
All	This release is mainly for the Avant E product name change to <i>Avant-AT-E</i> .
Disclaimers	Updated this section.
Inclusive Language	Newly added section.
Introduction	Newly added Table 1.1. Specification Status for Avant Devices for Avant-E devices support.
DC and Switching Characteristics	- In Table 2.12. sysI/O DC Electrical Characteristics – Wide Range I/O, updated all the V_{OL} Max, V_{OH} Min, I_{OL}, and I_{OH} data. - In Table 2.13. sysI/O DC Electrical Characteristics – High Performance I/O, updated all the data for SSTL135, HSUL12, LVSTL11_I, and LVSTL11_II input/output standard. - In Table 2.14. I/O Resistance Characteristics, updated Min and Max values for SE Input Termination parameter, and Typ value for all parameters. - In Table 2.27. Register-to-Register Performance, updated the Typ. values for all the Basic Functions, Embedded Memory Functions, and Distributed Memory Functions except the Typ. values for 9×9 Multiplier with Input Output Registers, 18×18 Multiplier with Input/Output Registers, 36×36 Multiplier with Input/Output Registers, MAC 9×9 with Input/Output Registers, and MAC 9×9 with Input/Pipelined/Output Registers. - Added dynamic phase port timing parameters T_{RST}, $T_{PHASESEL_SETUP}$, $T_{PHASEDIR_SETUP}$, $T_{PHASESTEP_PULSE}$, and $T_{PHASELOADREG_PULSE}$ to Table 2.30. sysCLOCK PLL Timing ($VCC = 0.82$ V). - In Table 2.31. Internal Oscillators ($VCCa = 0.8$ V, $VCCauxa = 1.8$ V), updated the Min value to 320 and Typ value to —, and Max value to 400 for f_{CLKHF} symbol. - In Table 2.32. Avant sysCONFIG Port Timing Specifications, removed the original Note 1 regarding HFOSC and updated the Note superscript for symbols accordingly.
Supplemental Information	Newly added section.

Revision 0.71, November 2022

Section	Change Summary
All	- Changed the document title to Lattice Avant Platform – Specifications. - General update to all the sections for Avant-E family features.

Revision 0.70, November 2022

Section	Change Summary
All	Initial Advance release.



www.latticesemi.com