



EVQ4242-VE-00B

5A, 36V, Fully Integrated USB PD Solution with Integrated Buck-Boost Converter Evaluation Board, AEC-Q100 Qualified

DESCRIPTION

The EVQ4242-VE-00B evaluation board is designed to demonstrate the capabilities of the MPQ4242, a fully integrated power delivery (PD) solution for USB Type-C sourcing ports. It integrates a buck-boost converter with four integrated power switches and a USB PD controller.

The MPQ4242's USB Type-C port supports USB PD revision 3.0 with PPS. It is backward

compatible with DCP schemes for battery charging specification (BC1.2), Apple 3A divider mode, and 1.2V/1.2V mode. The MPQ4242 also supports QC2.0/3.0 and Huawei FCP mode.

It is recommended to read the MPQ4242 datasheet prior to making any changes to the EVQ4242-VE-00B.

PERFORMANCE SUMMARY

Specifications are at $T_A = 25^\circ\text{C}$, unless otherwise noted.


Input Voltage (V_{IN}) ⁽¹⁾	9V to 16V	
Default PDO List ⁽²⁾	Output Voltage (V_{OUT})	Output Current (I_{OUT})
1	5V	3A
2	9V	3A
3	15V	3A
4	20V	3A
5	3.3V to 11V	3A
6	3.3V to 16V	3A
7	3.3V to 21V	3A

Notes:

- 1) The PD power is reduced when V_{IN} is low.
- 2) The PDO list can be configured by setting the MPQ4242's register value via the I²C.

 Optimized Performance with MPS Inductor MPL-AL5030 Series

EVQ4242-VE-00B EVALUATION BOARD



LxWxH (4.3cmx5cmx2.2cm)
4 Layers, 2oz/1oz/1oz/2oz

Board Number	MPS IC Number
EVQ4242-VE-00B	MPQ4242GVE-0000-AEC1

QUICK START GUIDE

1. Preset the power supply (V_{IN}) to 13.5V, then turn off the power supply.
2. Connect the power supply terminals to:
 - a. Positive (+): VIN
 - b. Negative (-): GND
3. Connect the electronic load to:
 - a. Positive (+): VOUT
 - b. Negative (-): GND2
4. Connect the power delivery (PD) protocol sniffer or mobile device to the USB Type-C port.
5. After making the connections, turn on the power supply.
6. V_{BUS} should start up automatically at the default voltage set by the PD protocol sniffer or mobile device. The PD protocol sniffer can select different PDO outputs.
7. For the battery voltage sensing function, if the voltage between the VIN and GND pins is below 11.4V, then the PD power is reduced to 45W. If V_{IN} is below 9V, the PD power is reduced to 15W. If V_{IN} is below 6.2V, the MPQ4242 shuts down. Table 1 shows the PDO list based on the battery voltage level.

Table 1: PDO List based on Battery Voltage

Battery Voltage	PDO List
$V_{IN} > 12.2V$	5V/3A
	9V/3A
	15V/3A
	20V/3A
	3.3V to 11V, 3A
	3.3V to 16V, 3A
	3.3V to 21V, 3A
$11.4V > V_{IN} > 9.8V$	5V/3A
	9V/3A
	15V/3A
	20V/2.25A
	3.3V to 5.9V, 3A
	3.3V to 11V, 3A
	3.3V to 16V, 2.8A
$V_{IN} < 9V$	5V/3A
	9V/1.66A
	15V/1A
	20V/0.75A
	3.3V to 5.9V, 2.5A
	3.3V to 11V, 1.35A
	3.3V to 16V, 0.9A

8. For the over-temperature warning function, the MPQ4242 internally senses the die temperature. If the silicon die temperature exceeds 135°C, the PD power is reduced to 45W. If the temperature exceeds 155°C, then the PD power is reduced to 30W.
9. If the MPQ4242's silicon die temperature exceeds 175°C, over-temperature protection (OTP) is triggered and the entire chip shuts down. Once the temperature returns to below 155°C, the chip is enabled again and resumes normal operation.

10. To modify the MPQ4242's register setting, connect the EVQ4242-VE-00B to the USB-to-I²C communication kit (EVKT-USBI2C-02). Use Virtual Bench Pro 3.0 to read and write the I²C registers. Before modifying the I²C register setting, enable CLOCK_ON to turn on the internal digital clock by writing 0x01 to register 39h.
11. Figure 1 shows the measurement equipment set-up.




Figure 1: Measurement Equipment Set-Up

GUI AND OTP MEMORY OPERATION

The default 60W PD version of the MPQ4242 is the MPQ4242GVE-0000-AEC1. It can be configured once via the one-time programmable (OTP) memory. To configure the device using the graphic user interface (GUI) and OTP memory, follow the steps below:

1. Connect the I²C communication interface (EVKT-USB2C-02) to the EVQ4242-VE-00B evaluation board.
2. Use Virtual Bench Pro 3.0, which is the version compatible with the MPQ4242's GUI.
3. Set V_{IN} to 13.5V, then turn on the supply.
4. Open Virtual Bench Pro and click the search icon to find the I²C device address (see Figure 2).




Figure 2: Find the I²C Device Address

5. Click “+” and select “MPQ4242” (see Figure 3).




Figure 3: Select the MPQ4242

6. Right-click on “MPQ4242,” then change the chip address to 61 (see Figure 4).




Figure 4: Change the Chip Address

7. Click “R” on the toolbar to read the MPQ4242-0000’s register value (see Figure 5).




Figure 5: Read the MPQ4242’s Register Value

8. Click “W” on the tool bar to write the I²C command to the MPQ4242. To change the I²C register values, refer to Figure 6 and follow the steps below:
 - a. Enable the clock by writing 0x01 to register 39h, after which the clock automatically resets.
 - b. Read 0x3A to check whether the clock is enabled.
 - c. If a sink device is connected, the clock is automatically enabled.



Figure 6: Enable the Clock to Change the I²C Register Values

9. At this point, the user can change any register value. Read back the values once to ensure that all registers have been changed as expected, then click “W.”
10. Click “Write to MTP” and select “User OTP,” then click “OK” (see Figure 7).




Figure 7: Select the OTP Type

11. Each MPQ4242GVE-0000-AEC1 device can be configured once by the OTP memory. Click “R” to read all the register values back to the GUI, then check that all the register values match the target before completing OTP.
12. The OTP memory configuration is completed.

EVALUATION BOARD SCHEMATIC




Figure 8: Evaluation Board Schematic (3) (4)

Notes:

- 3) Add the external N-channel MOSFET (Q2) to improve the thermal performance, especially for $\geq 45W$ PD applications. Q2 is disabled in the MPQ4242GVE-0000-AEC1 configuration.
- 4) The EXT_HS_FET RON set-up in the register should match Q2's on resistance ($R_{DS(ON)}$) at 10V V_{GS} .

EVQ4242-VE-00B BILL OF MATERIALS

Qty	Ref	Value	Description	Package	Manufacturer	Manufacturer PN
1	L1	4.7μH	Inductor, I _{SAT} = 16A, R _{DS} = 9.3mΩ	1005	Superworld	PIAQ1005S4R7MN
1	L2	Short	N/A	N/A	N/A	N/A
8	C11, C12, C13, C14, C15, C16, C17, C18	2.2μF	Ceramic capacitor, 50V, X5R	0603	Murata	GRM188R61H225ME11D
1	C1	100μF	Aluminum electrolytic capacitor, 35V	SMD	Chemic-Con	EMZJ350ADA101MF80G
1	C2	100μF	Aluminum organic polymer capacitor, 25V, 30mΩ	SMD	Chemi-Con	HHXC250ARA101MF80G
4	C1A, C1D, C2A, C2E	0.1μF	Ceramic capacitor, 50V, X7R	0402	Murata	GRM155R71H104ME14D
8	C1B, C1C, C1E, C1F, C2B, C2C, C2F, C2G	4.7μF	Ceramic capacitor, 50V, X5R	0805	Murata	GRT21BR61H475ME13L
2	C3, C4	220nF	Ceramic capacitor, 25V, X5R	0402	Murata	GRM155R61E224KE01D
1	C5	4.7μF	Ceramic capacitor, 25V, X5R	0603	Murata	GRM188R61E475KE11D
1	C6	470pF	Ceramic capacitor, 50V, C0G	0402	Murata	GRM1555C1H471JA01D
2	C7, C9	1nF	Ceramic capacitor, 25V, X7R	0603	Wurth	885012206059
1	C8	2.2μF	Ceramic capacitor, 25V, X5R	0402	Murata	GRM155R61E225KE11D
1	C10	0.1μF	Ceramic capacitor, 50V, X7R	0603	Samsung	CL05B104KB5NNNC
2	C11, C13	1nF	Ceramic capacitor, 16V, X7R	0402	Murata	GRM155R71C102KA01D
2	C12, C14	390pF	Ceramic capacitor, 50V, C0G	0402	Murata	GRM1555C1H391JA01D
3	C15, C16, C17	10nF	Ceramic capacitor, 50V	0402	Murata	GCM155R71H103KA55D
5	C20, C21, C22, C23, C24	33pF	Ceramic capacitor, 50V, C0G	0603	Murata	GRM1885C1H330JA01D
0	C18, C25, D2, C2D, R4, R19	NS				
1	R2	10Ω	Film resistor, 1%	0402	Yageo	RC0402FR-0710RL
3	R5, R14, R15	0Ω	Film resistor, 1%	0402	Yageo	RC0402FR-070RL
1	R3	100kΩ	Film resistor, 1%	0603	Yageo	RC0603FR-07100KL
2	R6, R17	10kΩ	Film resistor, 1%	0603	Yageo	RC0603FR-0710KL
1	R7	100kΩ	NTC resistor	0603	TDK	NTCG164KF104FTDS
2	R8, R9	4.7kΩ	Film resistor, 1%	0603	Yageo	RC0603FR-074K7L
1	R10	100kΩ	Film resistor, 1%	0603	Yageo	RC0603FR-07100KL
1	R11	10mΩ	Current-sensing resistor, 1%, long side, 1W	L1508	Susumu	RL3720WT-R010-F

EVQ4242-VE-00B BILL OF MATERIALS *(continued)*


Qty	Ref	Value	Description	Package	Manufacturer	Manufacturer PN
1	CN2	2.54mm	Connector, 1x3-pin, straight	DIP	Wurth	Any
1	CN1	2.54mm	Connector, 1x4-pin, straight	DIP	Wurth	Any
1	Q2	40V	N-channel MOSFET	SMD	Alpha & Omega Semiconductor	AONR66406
1	D1	16V	ESD diode	SOT-363-6	Onsemi	ESD1L001W1T2G
1	TYPE-C	7.35mm	Type-C connector, 16P	Any	Any	PC-071603863-R
1	LEM1	470nH	Inductor, $R_{DC} = 3.78m\Omega$, $I_{SAT} = 26.5A$	5030	MPS	MPL-AL5030-R47
1	LEM2	1 μ H	Inductor, $R_{DC} = 6.5m\Omega$, $I_{SAT} = 16A$	5030	MPS	MPL-AL5030-1R0
1	U1	MPQ4242	5A, 36V, fully integrated USB PD solution	QFN-22 (4mmx5mm)	MPS	MPQ4242GVE-0000-AEC1

EVB TEST RESULTS

$V_{IN} = 12V$, $V_{OUT} = 5V$, $L = 4.7\mu H$, $T_A = 25^\circ C$, unless otherwise noted.


Efficiency vs. Load Current

$V_{IN} = 9V$, FCCM, $L = 4.7\mu H$, $R_{DC} = 9.3m\Omega$, disable external SWA




Efficiency vs. Load Current

$V_{IN} = 12V$, FCCM, $L = 4.7\mu H$, $R_{DC} = 9.3m\Omega$, disable external SWA




Efficiency vs. Load Current

$V_{IN} = 16V$, FCCM, $L = 4.7\mu H$, $R_{DC} = 9.3m\Omega$, disable external SWA



Case Temperature Rise

$V_{IN} = 12V$, $f_{SW} = 420kHz$, 4.3cmx5cm PCB board, disable external SWA




EVB TEST RESULTS *(continued)*

$V_{IN} = 12V$, $V_{OUT} = 5V$, $L = 4.7\mu H$, $T_A = 25^{\circ}C$, unless otherwise noted.


Laptop Charging Test

Laptop requests 20V PDO




Mobile Phone Charging Test

Phone requests 3.3V to 21V APDO



Thermal Image

$V_{IN} = 13.5V$, $V_{OUT} = 20V$, $I_{OUT} = 3A$,
 $f_{SW} = 420kHz$, 4.3cmx5cm PCB board, 2oz
top and bottom layer, 1oz mid-layer 1 and
mid-layer 2, enable external SWA



PCB LAYOUT




Figure 9: Top Silk




Figure 10: Top Layer




Figure 11: Mid-Layer 1




Figure 12: Mid-Layer 2




Figure 13: Bottom Layer




Figure 14: Bottom Silk

MPQ4242GVE-0000 CONFIGURATION TABLE

Table 2 shows the PDO list set-up.

Table 2: PDO List Set-Up

OTP Items (PDO)	Enabled/Disabled	PDO Type	Voltage Setting	Current Setting
PDO1	Enabled	Fixed PDO	5V	3A
PDO2	1b: Enabled (default)	0b: Fixed PDO (default)	9V (default)	3A
PDO3	1b: Enabled (default)	0b: Fixed PDO (default)	15V (default)	3A
PDO4	1b: Enabled (default)	0b: Fixed PDO (default)	20V (default)	3A
PDO5	1b: Enabled (default)	1b: APDO (default)	3.3V to 11V	3A
PDO6	1b: Enabled (default)	1b: APDO (default)	3.3V to 16V	3A
PDO7	1b: Enabled (default)	1b: APDO (default)	3.3V to 21V	3A

Table 3 shows the OTP descriptions for the GPIOx and PDP set-up.

Table 3: OTP Descriptions

OTP Items	Description	Value
GPIO1	Configures the GPIO1 pin's function.	000b: POWER_SHARE function (default)
GPIO2	Configures the GPIO2 pin's function.	000b: Reserved
OTP_THRESHOLD	Sets the over-temperature (OT) shutdown threshold.	010b: 175°C (default)
OTW1_THRESHOLD	Sets the OT warning (OTW) 2 threshold.	100b: 135°C (default)
OTW1_PDP	Sets the maximum power rating when the die temp drops below its threshold.	45W (default)
OTW1_PDO_SELECT	Selects which voltage is enabled in the PDO list for OTW 1.	0xBE (default)
OTW2_THRESHOLD	Sets the OTW 1 threshold.	110b: 155°C (default)
OTW2_NTC_PDP	Set the maximum power rating when the die temperature drops below its threshold.	30W (default)
OTW2_NTC_PDO_SELECT	Selects which voltage is enabled in the PDO list for OTW 2.	0xBE (default)
NTC_HYSTERESIS	Sets the NTC thermal recovery hysteresis.	1b: 20% (default)
NTC_MODE	Sets the MPQ4242 behavior when the NTC is triggered.	1b: Reduce PD power to the value set by OTW2_NTC_PDP
VBATT_LOW_THLD1	Sets the first threshold for V _{IN} detection.	0100b: 11.4V (default)
VBATT_LOW_THLD2	Sets the second threshold for V _{IN} detection.	1000b: 9V (default)
VBATT_LOW_THLD3	Sets the third threshold for V _{IN} detection. The device shuts down if this threshold is triggered.	1010b: 6.2V (default)
VBATT_LOW_BLK	Sets the V _{BATT} low 1 and V _{BATT} low 2 blank times.	10b: 320ms (default)
VBATT_LOW1_PDP	Sets the maximum power rating when V _{BATT} falls below its first threshold.	45W (default)
VBATT_L1_PDO_SELECT	Selects the voltage that is enabled in the PDO list.	0xBE (default)
VBATT_LOW2_PDP	Sets the maximum power rating when V _{BATT} falls below its second threshold.	15W (default)
VBATT_L2_PDO_SELECT	Selects the voltage that is enabled in the PDO list.	0xBE (default)
PS_PDP_THD	Set the thresholds to which the PDO power rating is reduced.	45W (default)
PS_PDP_THD_PDO_SELECT	Selects which voltage is enabled in the PDO list.	0xBE (default)
VBUS_VOLTAGE	Sets the default V _{BUS} .	10b: 5.1V (default)

MODE	Sets the PFM/PWM mode.	1b: Forced PWM mode (default)
FREQ	Sets the switching frequency.	01b: 420kHz (default)
DITHER	Enables spread spectrum.	0b: No frequency spread spectrum (default)
EN_OFF_TIMER	Sets the EN off timer.	000b: No delay (default)
LINE_DROP_COMP	Sets the output voltage compensation vs. load feature.	00b: No compensation (default)
SLEW_RATE	Sets the output slew rate to adjust V_{OUT} .	1b: 0.08mV/ μ s V_{REF} rising slew rate, 0.08mV/ μ s V_{REF} falling slew rate (default)
PEAK_CL	Sets the high-side peak current limit in boost mode.	11b: 20A (default)
RSENS	Sets the external CC limit R_{SENS} resistor value.	1b: 10m Ω
EXT_HS_FET RON	Sets the $R_{DS(ON)}$ of the external N-channel MOSFET at 10V _{GS} .	000b: This function is disabled (default)
CC_BLANK_TIMER	Sets the blanking time when the output CC over-current (OC) limit is reached.	01b: 2ms (default)
LEGACY_CHARGING_MODE_SEL	Selects QC 3.0/DCP short mode/divider mode.	00b: All DCP modes are active (default)
I2C_SLAVE_ADDRESS	Sets the MPQ4242's I ² C slave address.	61h (default)
VIN_OVP	Enables the VIN_OVP function. If $V_{IN} > 22V$, the MPQ4242 shuts down.	0b: Disable VIN_OVP function

REVISION HISTORY

Revision #	Revision Date	Description	Pages Updated
1.0	9/6/2022	Initial Release	-

Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.