


Table of Contents

Sheet	Description
1	Table of Contents, Revision History, Block Diagram
2	Power Input, VSC7514 Regulators
3	VSC7514 Memory, GPI
4	LAN8814, Ethernet Ports
5	Clocks, 1588, SyncE
6	LAN8814 GPIOs, Regulators, Breakoffs


Revision History

Revision	Date	Revision Summary	Author
00C	11/11/2021	Import from Rev B	Arnaldo Cruz
01C	1/31/2022	U42 footprint change, silkscreen updates	Arnaldo Cruz
C0	2/04/2022	Release to manufacturing	Arnaldo Cruz
C1	5/17/2022	FB4 replaced with 100R, 22uF capacitor added in paralled with C118	Arnaldo Cruz


Block Diagram of LAN8814 Ethernet Evaluation Board



Front layout




Rear layout




Notes

1	All resistors are 1% unless specified otherwise
2	Shunt jumper default selections are marked with an asterisk [*].


12VDC Jack, Fuses, Power Switch, Input Filtering




Reset generator




2V8 generation




2V5 generation





3V3 generation






1V5 generation




1V0 generation




Digital supplies




Filtered analog supplies




Power ON indicator



Mounting holes



Breakoff board with Impedance test traces



Project Owner: Howard Hicks				
PCB Layout Contact: Arnaldo Cruz				
PartNumber: EV53D52A	Project Title UNG8261 EVB-LAN8814	Variant: Standard		
Sheet Title Power Input and DC-DC Converters				
Size Tabloid	SCH #: EVB-LAN8814 PCB #: UNG8261	Rev: C1 Rev: C0		Date: 5/17/2022 Sheet 2 of 6
File: 2 - Power Input, VSC7514 Regulators.SchDoc				



VSC7514 DDR3 RAM Interface

U43 **DDR3 SDRAM 256Mx16 (4Gbits/512M**



VSC7514 boot mode strapping

```

Vcore_Cfg[3:0] VCore-III CPU Behavior
-----
0 0 0 0 MIPS or 8051 boots from SI interface. The MIPS is Little Endian.
0 0 0 1 8051 IROM boot. Reserved for port-bringing.
0 0 1 0 8051 IROM boot. Reserved for port-bringing.
0 0 1 1 8051 IROM boot. Reserved for port-bringing.
0 1 0 0 8051 IROM boot. Reserved for port-bringing.
0 1 0 1 8051 IROM boot. Reserved for port-bringing.
0 1 1 0 8051 IROM boot. Reserved for port-bringing.
0 1 1 1 8051 IROM boot. Reserved for port-bringing.
1 0 0 0 8051 IROM boot. NP1:16 FDX NoFC, VRAP.
1 0 0 1 8051 IROM boot. PCIE
1 0 1 0 No boot. SI slave and MIMM slave @ address 0 (GPIO alternative).
1 0 1 1 No boot. SI slave and MIMM slave @ address 31 (GPIO alternative).
1 1 0 0 MIPS or 8051 boots from SI interface. The MIPS is Big Endian.
1 1 0 1 Reserved.
1 1 1 0 8051 boots from SI interface (the MIPS is disabled).
1 1 1 1 No boot. SI slave is enabled.

```

VSC7514 PLL strapping

CLK_SEL[2:0]	Frequency	Comment
0 0 0	125MHz	Normal operation mode with 125MHz ref clock
0 0 1	156.25MHz	Normal operation mode with 156.25MHz ref clock
0 1 0	250MHz	Normal operation mode with 250MHz ref clock
0 1 1	N/A	Reserved
1 0 0	25MHz	Normal operation mode with 25MHz ref clock
1 0 1	N/A	Reserved
1 1 0	N/A	Reserved
1 1 1	N/A	Reserved

Due to VSC7514 jitter requirements, don't use 25MHz REFCLK as base for QSGMII



UART/USB connection

Project Owner: Howard Hicks		 MICROCHIP		
PCB Layout Contact: Arnaldo Cruz				
PartNumber: EV53D52A	Project Title UNG8261 EVB-LAN8814	Variant: <u>Standard</u>		
Sheet Title VSC7514 Memory, USB			<i>Designed with</i>  Altium Altium.com	
Size Tabloid	SCH # : EVB-LAN8814 PCB # : UNG8261	Rev: C1 Rev: C0		Date: 5/17/2022 Sheet 3 of 6
File: 3 - VSC7514 Memory, GPLSCHDoc				

