

## CS2000\_CS2100\_CS2200\_CS2300 to CS2600 Migration

### Introduction

The Cirrus Logic CS2000/CS2100/CS2200/CS2300 and CS2600 are high-performance clocking devices. The CS2600 has an extended feature set, including several improvements and optimizations. The enhanced feature set is described in this document.

The CS2600 is available in commercial-grade 16-pin QFN package for operation from  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ . It is also available in the AEC-Q100-qualified grade-2 package for operation from  $-40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ .

### Table of Contents

|          |   |          |
|----------|---|----------|
| <b>1</b> | <b>Package</b> .....                    | <b>1</b> |
| <b>2</b> | <b>Features Overview</b> .....          | <b>2</b> |
| <b>3</b> | <b>Device Performance</b> .....         | <b>3</b> |
| <b>4</b> | <b>I2C/SPI Control Port</b> .....       | <b>3</b> |
| <b>5</b> | <b>Power Supply</b> .....               | <b>3</b> |
| <b>6</b> | <b>Additional CS2600 Features</b> ..... | <b>4</b> |
| 6.1      | Holdover Mode .....                     | 4        |
| 6.2      | Automatic Rate Control (ARC).....       | 4        |
| 6.3      | ALTCLK Generator .....                  | 4        |
| 6.4      | BCLK and FSYNC .....                    | 4        |
| 6.5      | Phase Alignment.....                    | 4        |
| 6.6      | Freezable Fields .....                  | 4        |
| 6.7      | OTP programming .....                   | 5        |
| 6.8      | Hardware Control Mode.....              | 5        |
| 6.9      | Software Reset .....                    | 5        |
| <b>7</b> | <b>Revision History</b> .....           | <b>5</b> |

### 1 Package

The CS2000, CS2100, CS2200, CS2300, and CS2600 are supplied in different packages as shown in Table 1. For further information, refer to the respective datasheets.

**Table 1 Package Description**

| Device                      | Number of Pins | Package Type | Typical Package Dimensions    |
|-----------------------------|----------------|--------------|-------------------------------|
| CS2000/CS2100/CS2200/CS2300 | 10             | 10L-MSOP     | Refer to respective datasheet |
| CS2600                      | 16             | 16-pin QFN   | Refer to datasheet            |

## 2 Features Overview

An overview of the CS2000, CS2100, CS2200, CS2300, and CS2600 features is provided in Table 2.

**Table 2 Features Overview**

| Description  | CS2000                    | CS2100                    | CS2200                    | CS2300              | CS2600  |
|--|---------------------------|---------------------------|---------------------------|---------------------|---|
| Clock synthesizer incorporating delta-sigma fractional-N analog PLL. Generates low-jitter 6–75 MHz clock from 8–75 MHz timing reference.   | 8–56 MHz timing reference | —                         | 8–56 MHz timing reference | —                   | ✓   |
| Fractional clock multiplier and jitter reduction using hybrid analog/digital PLL. Generates low-jitter 6–75 MHz clock, synchronized to 50 Hz–30 MHz low-quality or intermittent frequency reference. | ✓                         | ✓                         | —                         | ✓                   | ✓   |
| Flexible timing reference source – external clock, external crystal, or built-in oscillator.   | external clock or crystal | external clock or crystal | external clock or crystal | built-in oscillator | external clock, crystal, or built-in oscillator |
| Clock-skipping mode – clock output maintained through short interruptions to timing reference.   | ✓                         | ✓                         | —                         | ✓                   | —   |
| Holdover mode – glitchless clock output maintained indefinitely on interruption of timing reference.   | —                         | —                         | —                         | —                   | ✓   |
| Automatic rate control – seamless transitions and stable clock output through changes in reference frequency.  | —                         | —                         | —                         | —                   | ✓   |
| BCLK and FSYNC outputs – clock outputs for digital audio applications, derived from the main PLL output.   | —                         | —                         | —                         | —                   | ✓   |
| Phase-alignment control – automatic phase alignment of BCLK/FSYNC outputs to the frequency reference.  | —                         | —                         | —                         | —                   | ✓   |
| OTP memory – customer-programmable memory to configure the device on power-up.   | —                         | —                         | —                         | —                   | ✓   |
| Hardware control mode – device configuration using external resistors, and no host controller required.  | —                         | —                         | —                         | —                   | ✓   |
| Software reset   | —                         | —                         | —                         | —                   | ✓   |

### 3 Device Performance

A summary of the CS2000, CS2100, CS2200, CS2300, and CS2600 performance is provided in Table 3.

**Table 3 Device Performance**

| Description  | CS2000   | CS2100     | CS2200     | CS2300   | CS2600  |
|--|--|------------|------------|--|---|
| Crystal frequency range  | 8 – 50 MHz   |            |            | N/A  | 8 – 50 MHz  |
| Reference (REF_CLK) frequency range                                      | 8 – 56 MHz   | 8 – 75 MHz | 8 – 56 MHz | N/A  | 8 – 75 MHz  |
| Clock input (CLK_IN) frequency range                                     | 50 Hz – 30 MHz   |            | N/A        | 50 Hz – 30 MHz   | 50 Hz – 30 MHz  |
| Clock output (CLK_OUT) frequency range                                   | 6 – 75 MHz   |            |            |  |   |
| CLK_OUT period jitter, external timing reference                         | 70 ps  |            |            | N/A  | 40 ps <sup>1</sup>  |
| CLK_OUT period jitter, internal oscillator reference                     | N/A  |            |            | 35 ps  | 35 ps <sup>1</sup>  |
| CLK_OUT baseband TIE jitter, external timing reference (100 Hz – 40 kHz) | 50 ps  |            |            | N/A  | 50 ps <sup>1</sup>  |
| CLK_OUT wideband TIE jitter, external timing reference (100 Hz corner)   | 175 ps   |            |            | N/A  | 165 ps <sup>1</sup>   |
| PLL lock time – Multiplier Mode  | 100 clock periods (CLK_IN),<br>for $f_{CLK\_IN} < 200$ kHz<br>1 ms for $f_{CLK\_IN} > 200$ kHz |            | N/A        | 100 clock periods (CLK_IN),<br>for $f_{CLK\_IN} < 200$ kHz<br>1 ms for $f_{CLK\_IN} > 200$ kHz |   |
| PLL lock time – Synthesizer Mode   | 1 ms   | N/A        | 1 ms       | N/A  | 1 ms  |
| Power supply current (unloaded)  | 40 mW (VDD=3.3V)   |            |            | 59 mW (VDD=3.3V)   | 13.2 mW (VDD=3.3V) <sup>1</sup><br>7.2 mW (VDD=1.8V) <sup>1</sup> |
| I2C clock frequency  | 100 kHz (max)  |            |            |  | 400 kHz (max)   |
| SPI clock frequency  | 6 MHz (max)  |            |            |  | 17.5 MHz (max)  |

Note 1 (CS2600) – these are target performance specifications.

### 4 I2C/SPI Control Port

The CS2600 control port enables I2C or SPI modes of operation. The CS2600 is configured similarly to the CS2000/CS2100/CS2200/CS2300, using either I2C mode or SPI mode. Note that the CS2600 uses 16-bit register operations.

### 5 Power Supply

The CS2600 supports the same power-supply configuration as CS2000/CS2100/CS2200/CS2300, as shown in Table 4. Additionally, the CS2600 can be powered from a 1.8 V supply. For further information, refer to the respective datasheet.

**Table 4 Power Supply**

| Power Domain    | CS2000/CS2100/CS2200/CS2300 | CS2600                                |
|-----------------|-----------------------------|---------------------------------------|
| DC Power Supply | VDD (3.1 – 3.5V)            | VDD (3.1 – 3.5V)<br>VDD (1.71 -1.89V) |

## 6 Additional CS2600 Features

### 6.1 Holdover Mode

The holdover function enables a valid clock output to be maintained under conditions where the reference is missing or unstable. If CLK\_IN is missing or unstable, the CS2500 freezes the dynamic PLL ratio at its current setting. The PLL remains locked and the CLK\_OUT signal continues without any glitch or interruption.

For further information, refer to Section 4.4.2 in the CS2600 datasheet.

### 6.2 Automatic Rate Control (ARC)

The CS2600 supports an automatic rate control (ARC) function which detects the CLK\_IN reference frequency and configures the PLL multiplier ratio for the required PLL output frequency. Auto-detection is supported across a range of sample-rate frequencies typically used in digital audio systems.

For further information, refer to Section 4.4.4 in the CS2600 datasheet.

### 6.3 ALTCLK Generator

The ALTCLK generator is an automatic divider that can be used to generate a fixed CLK\_OUT frequency from a range of related PLL frequencies. The CLK\_OUT signal can be derived either directly from the PLL or else from the ALTCLK generator. The clock source is selected using CLK\_OUT\_SEL.

For further information, refer to Section 4.5.1 in the CS2600 datasheet.

### 6.4 BCLK and FSYNC

The CS2600 supports BCLK and FSYNC outputs, intended for use in digital-audio applications. These clock outputs are derived from the main PLL output (MCLK) using configurable dividers.

For further information, refer to Section 4.5.2 in the CS2600 datasheet.

### 6.5 Phase Alignment

The phase-alignment function can be used to ensure the BCLK and FSYNC outputs are phase-aligned to the CLK\_IN frequency reference. The function can be triggered manually using a control-register write, or automatically based on a configurable phase-offset threshold.

For further information, refer to Section 4.5.3 in the CS2600 datasheet.

### 6.6 Freezable Fields

The register map supports a number of freezable fields, as listed in Table 4-7 in the CS2600 datasheet. If FREEZE\_EN is set, these fields are frozen to their current values regardless of any register writes. If a new value is written, the value is buffered and does not become effective until FREEZE\_EN is cleared. This feature can be used to update multiple fields simultaneously.

For further information, refer to Section 4.7.3.1 in the CS2600 datasheet.

## 6.7 OTP programming

The CS2600 incorporates a customer-programmable OTP memory which can be used to automatically configure the device after power-up. The OTP memory enables the device to be factory programmed for a specific target application, removing the need for a host system to configure the device.

For further information, refer to Section 4.8 in the CS2600 datasheet.

## 6.8 Hardware Control Mode

The CS2600 supports hardware and software control modes. In Hardware Control Mode, the device configuration is determined by external resistors connected to the hardware-control pins, CONFIG1–CONFIG6. The external resistors are connected to GND or VDD; different resistor values allow the CS2600 to detect eight configuration options per pin.

For further information, refer to Section 4.9 in the CS2600 datasheet.

## 6.9 Software Reset

A software reset is triggered by writing 0x5A to the SW\_RST field. A software reset causes the CS2600 control registers to be reset to their default states.

## 7 Revision History

Revision History

| Revision       | Changes   |
|----------------|---|
| R1<br>MAY 2024 | <ul style="list-style-type: none"><li>Initial version</li></ul> |

---

**Contacting Cirrus Logic Support**

For all product questions and inquiries, contact a Cirrus Logic Sales Representative.

To find the one nearest you, go to [www.cirrus.com](http://www.cirrus.com).

---

**IMPORTANT NOTICE**

The products and services of Cirrus Logic International (UK) Limited; Cirrus Logic, Inc.; and other companies in the Cirrus Logic group (collectively either "Cirrus Logic" or "Cirrus") are sold subject to Cirrus Logic's terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. Software is provided pursuant to applicable license terms. Cirrus Logic reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Cirrus Logic to verify that the information is current and complete. Testing and other quality control techniques are utilized to the extent Cirrus Logic deems necessary. Specific testing of all parameters of each device is not necessarily performed. In order to minimize risks associated with customer applications, the customer must use adequate design and operating safeguards to minimize inherent or procedural hazards. Cirrus Logic is not liable for applications assistance or customer product design. The customer is solely responsible for its overall product design, end-use applications, and system security, including the specific manner in which it uses Cirrus Logic components. Certain uses or product designs may require an intellectual property license from a third party. Features and operations described herein are for illustrative purposes only and do not constitute a suggestion or instruction to adopt a particular product design or a particular mode of operation for a Cirrus Logic component.

CIRRUS LOGIC PRODUCTS ARE NOT DESIGNED, TESTED, INTENDED OR WARRANTED FOR USE (1) WITH OR IN IMPLANTABLE PRODUCTS OR FDA/MHRA CLASS III (OR EQUIVALENT CLASSIFICATION) MEDICAL DEVICES, OR (2) IN ANY PRODUCTS, APPLICATIONS OR SYSTEMS, INCLUDING WITHOUT LIMITATION LIFE-CRITICAL MEDICAL EQUIPMENT OR SAFETY OR SECURITY EQUIPMENT, WHERE MALFUNCTION OF THE PRODUCT COULD CAUSE PERSONAL INJURY, DEATH, SEVERE PROPERTY DAMAGE OR SEVERE ENVIRONMENTAL HARM. INCLUSION OF CIRRUS LOGIC PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS LOGIC DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS LOGIC PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS LOGIC PRODUCTS IN SUCH A MANNER, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS LOGIC, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

This document is the property of Cirrus Logic, and you may not use this document in connection with any legal analysis concerning Cirrus Logic products described herein. No license to any technology or intellectual property right of Cirrus Logic or any third party is granted herein, including but not limited to any patent right, copyright, mask work right, or other intellectual property rights. Any provision or publication of any third party's products or services does not constitute Cirrus Logic's approval, license, warranty or endorsement thereof. Cirrus Logic gives consent for copies to be made of the information contained herein only for use within your organization with respect to Cirrus Logic integrated circuits or other products of Cirrus Logic, and only if the reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices and conditions (including this notice). This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. This document and its information is provided "AS IS" without warranty of any kind (express or implied). All statutory warranties and conditions are excluded to the fullest extent possible. No responsibility is assumed by Cirrus Logic for the use of information herein, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. Cirrus Logic, Cirrus, the Cirrus Logic logo design, and SoundClear are among the trademarks of Cirrus Logic. Other brand and product names may be trademarks or service marks of their respective owners.

Copyright © 2024 Cirrus Logic, Inc. and Cirrus Logic International Semiconductor Ltd. All rights reserved.