

Automotive SuperQ[®] 200V N-Channel Power MOSFET

25mΩ, 40A, TO-220

FEATURES

- Industry leading $R_{DS(on)}$ in TO-220 package
- High short-circuit withstand capability (SCWC)
- 100% UIS tested in production
- Low switching losses, Q_{SW} and E_{OSS}

APPLICATIONS

- Motor Control
- Battery disconnect switch
- Switch mode power on primary & secondary

PRODUCT SUMMARY

Parameter	Typ	Max	Unit
V_{DS}		200	V
$R_{DS(on)}$ @ 10V	22	25	mΩ
I_D		40	A
Q_G	26.5	34	nC
Q_{SW}	2.7		nC
E_{OSS}	1		μJ

DESCRIPTION

Engineered for high-efficiency motor drives and SMPS, this 200V SuperQ MOSFET delivers ultra-low conduction and switching losses in a robust TO-220 package. Featuring best-in-class $R_{DS(on)}$ and Q_{SW} , it minimizes heat dissipation at both full and partial loads.



**AEC-Q101
Qualified**






Figure 1: Typical Drain-Source On Resistance




Figure 2: Typical C_{OSS} Stored Energy

ORDERING INFORMATION

Part Number	Package	Marking	Packaging
iS20M028S1PQ	TO-220	iS20M028S1Q	50pc Tube

ABSOLUTE MAXIMUM RATINGS			
SYMBOL	PARAMETER ($T_A = 25^\circ\text{C}$ unless otherwise specified)	VALUE	UNIT
V_{GS}	Gate-to-source voltage	± 20	V
I_D	Continuous drain current (silicon limited), $TC = 25^\circ\text{C}$	40	A
	Continuous drain current (silicon limited), $TC = 100^\circ\text{C}$	28	
I_{DM}	Pulsed drain current	154	A
P_D	Power dissipation, $TC = 25^\circ\text{C}$	100	W
T_J, T_{sg}	Operating junction, storage temperature	-55 to 175	$^\circ\text{C}$
E_{AS}	Avalanche energy, single pulse $I_D = 48.4\text{A}$, $R_{GS} = 25\Omega$	159	mJ

THERMAL CHARACTERISTICS					
SYMBOL	PARAMETER ($T_A = 25^\circ\text{C}$ unless otherwise specified)	VALUE			UNIT
		MIN	TYP	MAX	
$R_{\theta JC}$	Junction-to-case thermal resistance – TO-220	-	-	1.5	$^\circ\text{C}$
$R_{\theta JA}$	Junction-to-ambient thermal resistance (1)	-	-	50	$^\circ\text{C}$
$R_{\theta JA}$	Junction-to-ambient thermal resistance, minimal footprint	-	-	62	$^\circ\text{C}$

(1) 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm (one layer, 70 μm thick) copper area for drain connection. PCB is vertical in still air.

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise specified)

SYMBOL	PARAMETER	TEST CONDITIONS	VALUE			UNIT
			MIN	TYP	MAX	
STATIC CHARACTERISTICS						
BV _{DSS}	Drain-to-source voltage	V _{GS} = 0V, I _D = 1mA	200	-	-	V
I _{DSS}	Drain-to-source leakage current	V _{GS} = 0V, V _{DS} = 160V, T _J = 25°C	-	0.03	1	μA
		V _{GS} = 0V, V _{DS} = 160V, T _J = 125°C ⁽²⁾	-	13	100	
I _{GSS}	Gate-to-source leakage current	V _{DS} = 0V, V _{GS} = 20V	-	0.4	100	nA
V _{GS(th)}	Gate-to-source threshold voltage	V _{DS} = V _{GS} , I _D = 70μA	3.1	3.6	4.1	V
R _{DS(on)}	Drain-to-source on-resistance	V _{GS} = 10V, I _D = 14.5A	-	22	25	mΩ
g _{fs}	Transconductance	V _{DS} = 10V, I _D = 14.5A	16	31	-	S
DYNAMIC CHARACTERISTICS						
C _{iss}	Input capacitance ⁽²⁾	V _{GS} = 0V, V _{DS} = 100V, f = 100kHz	-	1,865	2,425	pF
C _{rss}	Reverse transfer capacitance ⁽²⁾		-	12	16	
C _{oss}	Output capacitance ⁽²⁾		-	67	86	
C _{o(er)}	Effective output capacitance	V _{DS} = 0 to 100V, V _{GS} = 0V	-	197	-	
R _g	Series gate resistance	f = 1MHz	-	4.5	6.8	Ω
T _{d(on)}	Turn-on delay time	V _{DS} = 100V, V _{GS} = 10V, I _{DS} = 14.5A, R _{G,EXT} = 0Ω	-	8.5	-	ns
T _r	Rise time		-	1.9	-	
T _{d(off)}	Turn-off delay time		-	24.7	-	
T _f	Fall time		-	11.3	-	
GATE CHARGE CHARACTERISTICS						
Q _g	Gate charge total ⁽²⁾	V _{DS} = 100V, I _D = 14.5A, V _{GS} = 0 to 10V	-	26.5	34	nC
Q _{sw}	Switching charge ⁽³⁾		-	2.7	-	
Q _{gd}	Gate to drain charge ⁽²⁾⁽³⁾		-	1.4	1.8	
Q _{g(th)}	Gate charge at threshold ⁽³⁾		-	6.1	-	
Q _{gs2}	Gate to source charge ⁽³⁾		-	1.3	-	
V _{plateau}	Gate plateau voltage		-	5.7	-	V
Q _{oss}	Output charge ⁽²⁾	V _{DS} = 0 to 100V, V _{GS} = 0V	-	95	108	nC
E _{oss}	Capacitive stored energy		-	1	-	μJ
DIODE CHARACTERISTICS						
V _{SD}	Diode forward voltage	I _{SD} = 14.5A, V _{GS} = 0V	-	1.0	1.2	V
Q _{RR}	Reverse recovery charge	V _{DS} = 100V, I _F = 14.5A,	-	425	-	nC
t _{rr}	Reverse recovery time	di/dt = 100A/μs	-	107	-	ns

(2) Defined by design. Not subject to production test

(3) Q_{sw} should be used for switching loss calculations. See Figure 16 for definitions of gate charge. For more information, see Q_{sw} application note on www.idealsemi.com

Ratings and Characteristics Curves ($T_A = 25^\circ\text{C}$ unless otherwise specified)




Figure 3: Power Dissipation




Figure 4: Drain Currents




Figure 5: Safe Operating Area




Figure 6: Max Transient Thermal Impedance

Ratings and Characteristics Curves ($T_A = 25^\circ\text{C}$ unless otherwise specified)




Figure 7: Typical Output Characteristics




Figure 8: Typical Drain-Source On-Resistance




Figure 9: Typical Transfer Characteristics




Figure 10: Normalized On-State Resistance vs. Temperature

Ratings and Characteristics Curves ($T_A = 25^\circ\text{C}$ unless otherwise specified)




Figure 11: Typical Threshold Voltage




Figure 12: Typical Capacitance




Figure 13: Typical Diode Forward Voltage




Figure 14: Min Drain-Source Breakdown Voltage

Ratings and Characteristics Curves ($T_A = 25^\circ\text{C}$ unless otherwise specified)




Figure 15: Typical Gate Charge





Figure 16: Gate Charge Definitions

DEVICE DECODER RING


DEVICE CODE:



	— iDEAL Semiconductor product
	— Voltage rating divided by 10 (200V)
	— M = N-Channel MOSFET, Standard Threshold
	— Drain-to-source resistance
	— SuperQ® Generation
	— P = TO-220, Q = AEC-101 Qualified

Package Drawing

TO-220 Package



SYMBOL	MIN	MAX
A	4.19	4.82
A1	1.14	1.40
A2	2.38	2.92
b	0.63	1.01
b2	1.13	1.78
c	0.31	0.64
D	14.22	16.51
E	9.66	10.66
e	2.54 BSC	
H1	5.85	6.85
L	12.70	14.73
L1	2.39	4.42
P	3.54	4.08
Q	2.54	3.42

Notes:

1. All linear dimensions in millimeters
2. Dimensions D and E do not include mold flash or protrusions

Revision History

Revision History		
Version	Date	Comments
1.0	June 2026	Initial Release

Scan or click QR code
for more information and
design resources:



IMPORTANT NOTICE AND DISCLAIMER

IDEAL SEMICONDUCTOR DEVICES, INC. ("IDEAL") PROVIDES THE DATASHEET AND ALL SUPPORTING DESIGN RESOURCES, SAFETY INFORMATION, AND OTHER MATERIALS (THE "RESOURCES") "AS IS". IDEAL AND/OR ITS LICENSORS DO NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE RESOURCES OR THAT SUCH RESOURCES WILL BE SUITABLE FOR YOUR APPLICATION. IDEAL HEREBY DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, OR NON-INFRINGEMENT.

You are only permitted to use the Resources and any products provided by iDEAL ("Products") in accordance with the operating parameters set forth in the Resources and iDEAL's standard terms and conditions made available at the time of order placement. Please note that the Resources are intended for skilled, technically trained developers. You are solely responsible for, and iDEAL disclaims all responsibility and liability for: (a) choosing the Products and evaluating the suitability of such Products for the intended application, as well as determining if the information in the Resources is complete for your application; (b) designing, validating and testing the Products in your system; and (c) ensuring your application meets applicable safety, security, regulatory or other industry requirements and standards. iDEAL assumes no liability for any damage or malfunction resulting from improper handling of Products, or use of Products and Resources outside of the specified parameters. You are responsible for consulting the latest datasheet before placing orders.

iDEAL reserves the right to make corrections, modifications, enhancements, improvements, and other changes to or otherwise discontinue its Resources and Products in its sole discretion at any time without notice. All Products are sold subject to iDEAL's standard terms and conditions made available at the time of order placement.

SuperQ® is a registered trademark of iDEAL Semiconductor Devices, Inc.

Mailing Address:

iDEAL Semiconductor Devices, Inc.
116 Research Drive
Bethlehem, Pennsylvania, USA 18015
info@idealsemi.com