



NB7130ZA Series

1-cell Li-ion Battery Protection IC for Low-side FETs

FEATURES

- Supply Current
Normal mode: Typ. 3.00 μ A / Max. 6.00 μ A
Standby mode: Max. 0.04 μ A
- Detector Selectable Range and Accuracy
Overcharge Detection Voltage (V_{DET1}):
4.2 V to 4.8 V, ± 6.5 mV
Over-discharge Detection Voltage (V_{DET2}):
2.0 V to 3.2 V, ± 17 mV
Discharge Overcurrent Detection Voltage (V_{DET3}):
0.0060 V to 0.0500 V, ± 0.75 mV
Charge Overcurrent Detection Voltage (V_{DET4}):
-0.0060 V to -0.0500 V, ± 0.75 mV
Short Circuit Detection Voltage (V_{SHORT1}):
 $0.0200 \text{ V} \leq V_{SHORT1} \leq 0.0800 \text{ V}$, ± 1.00 mV
 $0.0800 \text{ V} < V_{SHORT1} \leq 0.1250 \text{ V}$, ± 2.00 mV
- 0 V Battery Charging selectable: Permission / Inhibition
0 V Battery Charging Inhibition Voltage (V_{NOCHG}):
1.200 V to 2.000 V, ± 20.0 mV
- Overtemperature Detection temperature (T_{DET}):
40°C to 85°C, $\pm 2.0^\circ\text{C}$
- Over-discharge Release Type selectable:
Latch / Latch with Hysteresis
- Discharge Overcurrent Release Type selectable:
Auto Release / Latch

APPLICATIONS

- Hearable / Wearable devices,
- Smart Phone,
- Handheld Data Terminals


GENERAL DESCRIPTION

The NB7130ZA is one-cell Li-ion / Li-polymer rechargeable battery protection IC features high-accuracy overcharge, over-discharge, overcurrent, and a short circuit current protector.

The NB7130ZA further includes temperature protections and forced standby mode. It's possible to detect the temperature by connecting a thermistor.

The COUT and DOUT outputs (CMOS output) are normally High.

When the NB7130ZA detects any abnormal condition to stop charging or discharging, either the COUT or the DOUT output becomes Low. Only in the abnormal temperature condition, both the COUT and DOUT outputs may become Low.




WLCSP-8-ZA1

1.65 x 0.97 x 0.40 ^{**1} [mm]

^{**1} Maximum thickness including balls

TYPICAL APPLICATION CIRCUIT



PRODUCT NAME INFORMATION

NB7130 ZA *** * * E2 S
aa bbb c d ee f

Description of configuration

Composition	Item	Description
aa	Package	Indicates the package code.
bbb	Specific Option	Indicates a three-digit number code that combined set voltages. Refer to the table of set voltages for details.
c		Indicates a delay time code. Refer to the table of delay times for details.
d		Indicates a function code. Refer to the table of functions for details.
ee	Packing	Indicates the taping code of the package. Refer to Packing Specification in the appendix Package Information for details.
f	Grade	Indicates the quality grade. S: Standard Refer to the table of grade for details.

Table of set voltage and temperature (bbb)

Symbol	V _{DET1}	V _{DET2} *1	V _{DET3} *1	V _{REL3}	V _{DET4}	V _{SHORT1} *1	V _{NOCHG} *1	T _{DET1/2}	T _{REL1/2} *2
Range [V] / [°C] (Step)	4.2 to 4.8 (0.001)	2.0 to 3.2 (0.001)	0.0060 to 0.0500 (0.0001)	V _{DD} × 0.13 / 0.20 / 0.04 / 0.00	−0.0060 to −0.0500 (0.0001)	0.020 to 0.1250 (0.0001)	1.200 to 2.000 (0.001)	40°C to 85°C (5)	T _{DET1/2} − [5°C to 10°C] (5)

*1 V_{DET2} − V_{NOCHG} ≥ 200 mV,V_{SHORT1} − V_{DET3} ≥ 14 mV*2 Each set value of T_{REL1/2} can be set to 5°C to 10°C (in steps of 5°C) lower than T_{DET1/2}.

Table of delay times (c)

Symbol	t _{VDET1}	t _{VREL1}	t _{VDET2}	t _{VREL2}	t _{VDET3}	t _{VREL3}	t _{VDET4}	t _{VREL4}	t _{VSHORT1}	t _{TDET}	t _{TON}	t _{TOFF}	t _{VSTBDDET} *1	t _{VSTBREL} *1
Time [ms]	256 / 1024 / 4096	2.1	16 / 32 / 128 / 256	1.1	16 / 32 / 128 / 512 / 1024 / 2048	1.1	8 / 16 / 32 / 512	1.1	0.28 / 0.53 / 1.1 / 2.1	512 / 1024 / 4096	8	128 / 512	1.1 / 16	16 / 128
A	4096	2.1	128	1.1	512	1.1	32	1.1	0.53	1024	8	128	16	16

*1 When forced standby is available, t_{VSTBDDET} and t_{VSTBREL} are enabled.

Table of functions (d)

Function	Overcharge Release	Over-discharge Release	Discharge Overcurrent Release	0 V Battery Charging	Temperature Protection	Forced Standby	Forced Standby Active	Forced Standby Release *1 (V _{STBREL})	NTC [kΩ]
Type / Condition	Latch	Latch / Latch with Hysteresis	Auto Release / Latch	Permission / Inhibition	High Temp.	Enabled / Disabled	Active-high / low	V _{REL3} / V _{REL4}	100 / 470
A	Latch	Latch	Latch	Inhibition	High Temp.	Disabled	Active-high	V _{REL3}	470

*1 When forced standby is available, V_{STBREL} is specified with a value equal to V_{REL3} or V_{REL4}.


Table of grade (f)

	Applications	Operating Temperature Range	Test Temperature
S	General-purpose and Consumer application	-40°C to 105°C	25°C


ORDER INFORMATION

Product Name	Package	RoHS	Halogen-Free	Plating Composition	Weight [mg]	MOQ [pcs]
NB7130ZA *****E2S	WLCSP-8-ZA1	Yes	Yes	Sn-3Ag-0.5Cu	1	5,000

BLOCK DIAGRAM




NB7130ZA (STB Pin Active-high) Block Diagram



NB7130ZA (STB Pin Active-low) Block Diagram

PIN DESCRIPTIONS



NB7130ZA (WLCSP-8-ZA1) Pin Configuration

Pin No.	Pin Name	I/O	Description
A1	VM	I	Battery pack minus voltage input pin
B1	VDD	I	Power supply pin, the substrate level of the IC
C1	STB	I	Forced standby control input pin
D1	VSS	-	Ground pin for the IC
A2	COOUT	O	Charge control pin, CMOS output
B2	CS	I	Current sensing input pin
C2	TIN	I	Temperature sensing input pin
D2	DOOUT	O	Discharge control pin, CMOS output

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Supply Voltage	V_{DD}	-0.3 to 12	V
VM Pin Input Voltage	V_{VM}	$V_{DD} - 30$ to $V_{DD} + 0.3$	V
CS Pin Input Voltage	V_{CS}	$V_{DD} - 30$ to $V_{DD} + 0.3$	V
TIN Pin Input Voltage	V_{TIN}	$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V
STB Pin Input Voltage	V_{STB}	$V_{VM} - 0.3$ to $V_{DD} + 0.3$	V
COUT Pin Output Voltage	V_{COUT}	$V_{DD} - 30$ to $V_{DD} + 0.3$	V
DOUT Pin Output Voltage	V_{DOUT}	$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V
Power Dissipation	P_D	150	mW
Junction Temperature Range	T_j	-40 to 125	°C
Storage Temperature Range	T_{stg}	-55 to 125	°C

ABSOLUTE MAXIMUM RATINGS

Electronic and mechanical stress momentarily exceeded absolute maximum ratings may cause permanent damage and may degrade the lifetime and safety for both device and system using the device in the field. The functional operation at or over these absolute maximum ratings is not assured.

ELECTROSTATIC DISCHARGE (ESD) PROTECTION VOLTAGE

	Conditions	Rating	Unit
HBM (Human Body Model)	$C = 100$ pF, $R = 1.5$ k Ω	± 2000	V
CDM (Charged Device Model)	Field Included CDM (FI-CDM)	± 1000	V

ELECTROSTATIC DISCHARGE RATINGS

The electrostatic discharge test is done based on JEDEC JS001, JS002.
In the HBM method, ESD is applied using the power supply pin and GND pin as reference pins.

RECOMMENDED OPERATING CONDITIONS

	Symbol	Rating	Unit
Operating Input Voltage	V_{OPE}	1.5 to 5.0	V
Operating Temperature Range	T_a	-40 to 105	°C

RECOMMENDED OPERATING CONDITIONS

All of electronic equipment should be designed that the mounted semiconductor devices operate within the recommended operating conditions. The semiconductor devices cannot operate normally over the recommended operating conditions, even if they are used over such conditions by momentary electronic noise or surge. And the semiconductor devices may receive serious damage when they continue to operate over the recommended operating conditions.

ELECTRICAL CHARACTERISTICS

Voltages are defined as $V_{DD} - V_{SS}$, $T_a = 25^\circ\text{C}$, unless otherwise specified in Conditions.

NB7130ZA Electrical Characteristics

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Minimum Charging Voltage for 0 V Battery Charger	V_{STCHG}	Defined as $V_{DD} - V_{VM}$, $V_{DD} = 0\text{ V}$	-	-	1.8	V
0 V Battery Charging Inhibition Voltage	V_{NOCHG}	$R_{VDD} = 330\Omega$, $V_{VM} = V_{CS} = -0.6\text{ V}$	$V_{NOCHG} - 0.020$	V_{NOCHG}	$V_{NOCHG} + 0.020$	V
0 V Battery Charging Inhibition Detection Delay Time	$t_{VNOCHGDET}$	$V_{DD} = V_{DET2} - 0.1\text{ V} \rightarrow V_{NOCHG} - 0.1\text{ V}$, $V_{VM} = V_{CS} = -0.6\text{ V}$	-	-	300	μs
0 V Battery Charging Inhibition Release Delay Time	$t_{VNOCHGREL}$	$V_{DD} = V_{NOCHG} - 0.1\text{ V} \rightarrow V_{DET2} - 0.1\text{ V}$, $V_{VM} = V_{CS} = -0.6\text{ V}$	-	-	300	μs
Overcharge Detection Voltage	V_{DET1}	$R_{VDD} = 330\Omega$	$V_{DET1} - 0.0065$	V_{DET1}	$V_{DET1} + 0.0065$	V
Overcharge Release Voltage	V_{REL1}	$R_{VDD} = 330\Omega$, $V_{VM} = V_{CS} = 1.0\text{ V}$	$V_{DET1} - 0.0115$	V_{DET1}	$V_{DET1} + 0.0065$	V
Overcharge Detection Delay Time	t_{VDET1}	$V_{DD} = 3.9\text{ V} \rightarrow V_{DET1} + 0.1\text{ V}$, $V_{VM} = V_{CS} = 0\text{ V}$	$t_{VDET1} \times 0.80$	t_{VDET1}	$t_{VDET1} \times 1.20$	ms
Overcharge Release Delay Time	t_{VREL1}	$V_{DD} = V_{DET1} + 0.1\text{ V} \rightarrow 3.9\text{ V}$, $V_{VM} = V_{CS} = 1.0\text{ V}$	1.65	2.1	2.55	ms
Over-discharge Detection Voltage	V_{DET2}	$V_{VM} = 0\text{ V}$, $R_{VDD} = 330\Omega$	$V_{DET2} - 0.0170$	V_{DET2}	$V_{DET2} + 0.0170$	V
Over-discharge Release Voltage	V_{REL2}	$V_{VM} = 0\text{ V}$, $R_{VDD} = 330\Omega$ Latch Latch with Hysteresis	$V_{DET2} - 0.0170$	$V_{DET2} + 0.008$	$V_{DET2} + 0.0320$	V
			$V_{REL2} - 0.0700$	V_{REL2}	$V_{REL2} + 0.0700$	V
Over-discharge Detection Delay Time	t_{VDET2}	$V_{DD} = 3.9\text{ V} \rightarrow V_{DET2} - 0.1\text{ V}$, $V_{VM} = 0\text{ V}$	$t_{VDET2} \times 0.80$	t_{VDET2}	$t_{VDET2} \times 1.20$	ms
Over-discharge Release Delay Time	t_{VREL2}	$V_{DD} = V_{DET2} - 0.1\text{ V} \rightarrow 3.9\text{ V}$, $V_{VM} = 0\text{ V}$	0.85	1.10	1.35	ms
Discharge Overcurrent Detection Voltage	V_{DET3}	Defined as $V_{VM} - V_{CS}$, $V_{DD} = 3.9\text{ V}$	$V_{DET3} - 0.00075$	V_{DET3}	$V_{DET3} + 0.00075$	V
Discharge Overcurrent Release Voltage	V_{REL3}	Defined as $V_{VM} - V_{SS}$, $V_{DD} = 3.9\text{ V}$, $V_{REL3} = 0\text{ V}$	-0.02	0.00	0.02	V
		$V_{REL3} = 0.04\text{ V}$	0.015	0.04	0.065	V
		$V_{REL3} = 0.2\text{ V}$	0.05	0.20	0.35	V
		$V_{REL3} = V_{DD} \times 0.130\text{ V}$	$V_{DD} \times 0.115$	$V_{DD} \times 0.130$	$V_{DD} \times 0.150$	V
Discharge Overcurrent Detection Delay Time	t_{VDET3}	$V_{DD} = 3.9\text{ V}$, $V_{VM} - V_{CS} = 0\text{ V} \rightarrow V_{DET3} + 0.01\text{ V}$	$t_{VDET3} \times 0.80$	t_{VDET3}	$t_{VDET3} \times 1.20$	ms
Timer Reset Delay Time due to Discharge Overcurrent Comparator	t_{VDTR}	$V_{DD} = 3.9\text{ V}$, $V_{VM} - V_{CS} = V_{DET3} + 0.010\text{ V} \rightarrow V_{DET3} - 0.005\text{ V} \rightarrow V_{DET3} + 0.010\text{ V}$	-	-	1.6	ms
Discharge Overcurrent Release Delay Time	t_{VREL3}	$V_{DD} = 3.9\text{ V}$, $V_{CS} = V_{VM} = 1.0\text{ V} \rightarrow -0.1\text{ V}$	0.85	1.10	1.35	ms
Short Circuit Detection Voltage 1	V_{SHORT1}	Defined as $V_{VM} - V_{CS}$, $V_{DD} = 3.9\text{ V}$, $V_{SHORT1} \leq 0.080\text{ V}$	$V_{SHORT1} - 0.0010$	V_{SHORT1}	$V_{SHORT1} + 0.0010$	V
		$V_{SHORT1} \leq 0.125\text{ V}$	$V_{SHORT1} - 0.0020$	V_{SHORT1}	$V_{SHORT1} + 0.0020$	V
Short Circuit Detection Voltage 2	V_{SHORT2}	Defined as $V_{VM} - V_{SS}$, $V_{DD} = 3.9\text{ V}$	$V_{DD} - 2.00$	$V_{DD} - 1.50$	$V_{DD} - 0.80$	V

NB7130ZA Electrical Characteristics (Continued)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Short Circuit Detection Delay Time 1	$t_{VSHORT1}$	$V_{DD} = 3.9\text{ V}$, $V_{CS} = 0\text{ V}$, $V_{VM} = 0\text{ V} \rightarrow V_{SHORT1} + 0.01\text{ V}$, $t_{VSHORT1} = 0.28\text{ ms}$ $t_{VSHORT1} = 0.53\text{ ms}$ $t_{VSHORT1} = 1.10\text{ ms}$ $t_{VSHORT1} = 2.10\text{ ms}$	0.210 0.397 0.85 1.65	0.280 0.530 1.10 2.10	0.350 0.663 1.35 2.55	ms ms ms ms
Short Circuit Detection Delay Time 2	$t_{VSHORT2}$	$V_{DD} = 3.9\text{ V}$, $V_{CS} = V_{VM} = 0\text{ V} \rightarrow 3.9\text{ V}$	Same $t_{VSHORT1}$			ms
Charge Overcurrent Detection Voltage	V_{DET4}	Defined as $V_{VM} - V_{CS}$, $V_{DD} = 3.9\text{ V}$	$V_{DET4} - 0.00075$	V_{DET4}	$V_{DET4} + 0.00075$	V
Charge Overcurrent Release Voltage	V_{REL4}	Defined as $V_{VM} - V_{SS}$, $V_{DD} = 3.9\text{ V}$	-0.02	0.00	0.02	V
Charge Overcurrent Detection Delay Time	t_{VDET4}	$V_{DD} = 3.9\text{ V}$, $V_{VM} - V_{CS} = 0\text{ V} \rightarrow V_{DET4} - 0.01\text{ V}$	$t_{VDET4} \times 0.80$	t_{VDET4}	$t_{VDET4} \times 1.20$	ms
Charge Overcurrent Release Delay Time	t_{VREL4}	$V_{DD} = 3.9\text{ V}$, $V_{CS} = V_{VM} = -1.0\text{ V} \rightarrow 0.1\text{ V}$	0.85	1.10	1.35	ms
Load Detection Voltage when Overcharging	V_{LDDET1}	Defined as $V_{VM} - V_{SS}$, $V_{DD} = 3.9\text{ V}$	-0.02	0.00	0.02	V
Load Detection Voltage when Over-discharging	V_{LDDET2}	Defined as $V_{VM} - V_{SS}$, $V_{DD} = 1.9\text{ V}$	$V_{DD} - 1.50$	$V_{DD} - 1.00$	$V_{DD} - 0.50$	V
Load Detection Voltage when Over-discharging Detection Delay Time	$t_{VLDDDET2}$	$V_{VM} - V_{SS} = 0\text{ V} \rightarrow V_{LDDET2} + 0.1\text{ V}$	-	-	300	μs
Charger Detection Voltage	V_{CHGDET}	Defined as $V_{VM} - V_{SS}$, $R_{VM} = 1\text{ k}\Omega$, $V_{DD} = 1.9\text{ V}$ $V_{DD} = 3.9\text{ V}$	0.2 0.4	0.6 0.7	1.0 1.0	V V
Charger Detection Delay Time	$t_{VCHGDET}$	$V_{VM} - V_{SS} = V_{DD} \rightarrow V_{CHGDET} - 0.1\text{ V}$	-	-	300	μs
COUT Pin Output Low Voltage	V_{COL}	$I_{COUT} = 50\mu\text{A}$, $V_{DD} = 4.85\text{ V}$	-	0.4	0.5	V
COUT Pin Output High Voltage	V_{COH}	$I_{COUT} = -50\mu\text{A}$, $V_{DD} = 3.9\text{ V}$	3.4	3.7	-	V
DOUT Pin Output Low Voltage	V_{DOL}	$I_{DOUT} = 50\mu\text{A}$, $V_{DD} = 1.9\text{ V}$	-	0.2	0.5	V
DOUT Pin Output High Voltage	V_{DOH}	$I_{DOUT} = -50\mu\text{A}$, $V_{DD} = 3.9\text{ V}$	3.4	3.7	-	V
VM Pin Output Pullup Resistance for UVP	R_{VMPU2}	Pulled up to V_{DD} , $V_{DD} = 1.9\text{ V}$, $V_{VM} = 0\text{ V}$	100	300	500	k Ω
VM Pin Output Pullup Resistance for DOCP	R_{VMPU3}	Pulled up to V_{DD} , $V_{DD} = 3.9\text{ V}$, $V_{VM} = 3.2\text{ V}$, Discharge Overcurrent Release: Latch type	10	300	500	k Ω
VM Pin Output Pullup Resistance for COCP	R_{VMPU4}	Pulled up to V_{DD} , $V_{DD} = 3.9\text{ V}$, $V_{VM} = -0.1\text{ V}$	500	3500	6500	k Ω
VM Pin Output Pulldown Resistance	R_{VMPD}	Pulled down to V_{SS} , $V_{DD} = 3.9\text{ V}$, $V_{VM} = 1.0\text{ V}$, Discharge Overcurrent Release: Auto Release type	20	45	70	k Ω
Supply Current	I_{DD}	$V_{DD} = 3.9\text{ V}$, $V_{VM} = 0\text{ V}$	-	3.0	6.0	μA
Temperature Sensing Input Current	I_{TIN}	$V_{DD} = 3.9\text{ V}$, $V_{VM} = 0\text{ V}$, NTC Resistance = 470 k Ω / $t_{TOFF} = 128\text{ms}$ NTC Resistance = 100 k Ω / $t_{TOFF} = 128\text{ms}$ NTC Resistance = 470 k Ω / $t_{TOFF} = 512\text{ms}$ NTC Resistance = 100 k Ω / $t_{TOFF} = 512\text{ms}$	- - - -	- - - -	0.50 2.00 0.15 0.50	μA μA μA μA
Standby Current	$I_{STANDBY}$	$V_{DD} = 1.9\text{ V}$	-	-	0.04	μA


NB7130ZA Electrical Characteristics (Continued)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Charge Overtemperature Detection Temperature	T_{DET1}	$V_{DD} = 3.9\text{ V}$, [NTC performance] Vender: muRata Part: NCP02WF474F05RH Resistance: $470\text{ k}\Omega \pm 1\%$ (25°C) Part: NCP03WF104F05RL Resistance: $100\text{ k}\Omega \pm 1\%$ (25°C) B-Constant: $4250\text{ K} \pm 1\%$	$T_{DET1} - 2.0$	T_{DET1}	$T_{DET1} + 2.0$	°C
Charge Overtemperature Release Temperature	T_{REL1}		$T_{REL1} - 3.0$	T_{REL1}	$T_{REL1} + 3.0$	°C
Discharge Overtemperature Detection Temperature	T_{DET2}		$T_{DET2} - 2.0$	T_{DET2}	$T_{DET2} + 2.0$	°C
Discharge Overtemperature Release Temperature	T_{REL2}		$T_{REL2} - 3.0$	T_{REL2}	$T_{REL2} + 3.0$	°C
Temperature Detection Delay Time	t_{TDET}	$V_{DD} = 3.9\text{ V}$	$t_{TDET} \times 0.80$	t_{TDET}	$t_{TDET} \times 1.20$	ms
Temperature Release Delay Time	t_{TREL}	$V_{DD} = 3.9\text{ V}$	102	128	154	ms
Temperature Sensing Intermittent ON Time	t_{TON}	$V_{DD} = 3.9\text{ V}$	6.4	8	9.6	ms
Temperature Sensing Intermittent OFF Time	t_{TOFF}	$V_{DD} = 3.9\text{ V}$	$t_{TOFF} \times 0.80$	t_{TOFF}	$t_{TOFF} \times 1.20$	ms
TIN Pin Internal Resistance	R_{TIN}	Pulled down to V_{SS} ,				
		NTC Resistance = 470 k Ω	90	150	210	k Ω
		NTC Resistance = 100 k Ω	19	33	47	k Ω
Forced Standby Detection Voltage	V_{STBDET}	Defined as $V_{STB} - V_M$, $V_{DD} = 3.9\text{ V}$	0.7	1.2	1.7	V
Forced Standby Release Voltage	V_{STBREL}	Defined as $V_{VM} - V_{SS}$, $V_{DD} = 3.9\text{ V}$	Same V_{REL3} or V_{REL4}			V
Forced Standby Detection Delay Time	$t_{VSTBDET}$	$V_{DD} = 3.9\text{ V}$, $V_{STB} - V_M = 0\text{ V} \rightarrow 3.9\text{ V}$, when Active-high				
		$t_{VSTBREL} = 1.1\text{ ms}$	0.85	1.10	1.35	ms
		$t_{VSTBREL} = 16\text{ ms}$	$t_{VSTBDET} \times 0.80$	$t_{VSTBDET}$	$t_{VSTBDET} \times 1.20$	ms
		$V_{DD} = 3.9\text{ V}$, $V_{DD} - V_{STB} = 3.9\text{ V} \rightarrow 0\text{ V}$, when Active-low				
Forced Standby Release Delay Time	$t_{VSTBREL}$	$t_{VSTBREL} = 1.1\text{ ms}$	0.85	1.10	1.35	ms
		$t_{VSTBREL} = 16\text{ ms}$	$t_{VSTBDET} \times 0.80$	$t_{VSTBDET}$	$t_{VSTBDET} \times 1.20$	ms
		$V_{DD} = 3.9\text{ V}$, $V_{VM} = 1\text{ V} \rightarrow V_{STBREL} - 0.1\text{ V}$	$t_{VSTBREL} \times 0.80$	$t_{VSTBREL}$	$t_{VSTBREL} \times 1.20$	ms
STB Pin Internal Resistance	R_{STB}	Pulled down to V_{VM} , when Active-high	50	100	170	k Ω
		Pulled up to V_{DD} , when Active-low	50	100	170	k Ω

All test parameters listed in Electrical Characteristics are done under $T_a = 25^\circ\text{C}$ only.


● Test Circuits

Voltage Detection and Current Consumption




V_{DET1} , V_{REL1} , V_{DET2} , V_{REL2} , V_{NOCHG} , V_{CHGDET} ,
 V_{LDDET1} , V_{LDDET2} , V_{SHORT2} , I_{DD} , $I_{STANDBY}$,
 t_{VDET1} , t_{VREL1} , t_{VDET2} , t_{VREL2} , $t_{VNOCHGDET}$,
 $t_{VNOCHGREL}$, $t_{VCHGDET}$, $t_{VLDDET2}$, $t_{VSHORT2}$

Output Voltage




V_{COH} , V_{COL} , V_{DOH} , V_{DOL}

Current Detection




V_{DET3} , V_{REL3} , V_{DET4} , V_{REL4} , V_{SHORT1} , t_{VDET3} , t_{VREL3} ,
 t_{VDET4} , t_{VREL4} , $t_{VSHORT1}$, t_{VDTR} , R_{VMPU2} , R_{VMPU3} ,
 R_{VMPU4} , R_{VMPD}

Temperature Protection




T_{DET1} , T_{REL1} , T_{DET2} , T_{REL2} , t_{TDET} , R_{TIN} , I_{TIN}

Forced Standby Control



R_{STB} , V_{STBDET} , V_{STBREL} , $t_{VSTBDET}$, $t_{VSTBREL}$

Intermittent Time for Temperature Sensing



t_{TON} , t_{TOFF}

THEORY OF OPERATION

● Overcharge Protection

When the VDD pin voltage (V_{DD}) exceeds the overcharge detection voltage (V_{DET1}) for longer than the overcharge detection delay time (t_{VDET1}), the IC enters the overcharge protection state. In this state, the COUT pin outputs Low, turning off the charge-control FET and stopping charging.

Even while the charge-control FET is OFF, discharge current can flow through the parasitic body diode of the FET.


When this occurs, the VM pin voltage (V_{VM}) is higher than the VSS pin voltage (V_{SS}) by approximately the diode's forward voltage (V_F).

To release from the overcharge protection state, the following conditions must be satisfied.

Type	Pin Conditions	Delay Time	Remarks
Latch	$V_{VM} > V_{LDET1}$ and $V_{DD} < V_{REL1}$	t_{VREL1}	-

Timing Chart

● VDET1 / Overcharge Protection



• Over-discharge Protection

When the VDD pin voltage (V_{DD}) falls below the over-discharge detection voltage (V_{DET2}) for longer than the over-discharge detection delay time (t_{VDET2}), the IC enters the over-discharge protection state. In this state, the DOUT pin outputs Low, turning OFF the discharge-control FET and stopping discharging.


Even while the discharge-control FET is OFF, charge current can flow through the parasitic body diode of the FET. When this occurs, the VM pin voltage (V_{VM}) is lower than the VSS pin voltage (V_{SS}) by approximately the diode's forward voltage (V_F). After the discharge-control FET is turned OFF, once V_{VM} exceeds the load detection voltage (V_{LDET2}), the IC moves to the standby state, minimizing the current consumption.

To release from the over-discharge protection state, the following conditions must be satisfied.

Type	Pin Conditions	Delay Time	Remarks
Latch	$V_{VM} < V_{CHGDET1}$ and $V_{DD} > V_{REL2}$	t_{VREL2}	V_{VM} is pulled up to the V_{DD} internally.

Timing Chart

• VDET2 / Over-discharge Protection



● Discharge Overcurrent Protection

The IC monitors the discharge current via the sense voltage V_{SENS} —the voltage between the CS and VM pins that appears across the sense resistor (R_{SENS}).

When V_{SENS} exceeds V_{DET3} for longer than the discharge-overcurrent detection delay time (t_{VDET3}), the IC enters the discharge overcurrent protection state. In this state, the DOUT pin outputs Low, turning OFF the discharge-control FET and stopping the discharge overcurrent.

To release from the discharge overcurrent protection state, the following conditions must be satisfied.

Type	Pin Condition	Delay Time	Remarks
Auto Release	$V_{\text{VM}} < V_{\text{REL3}}$	t_{VREL3}	V_{VM} is pulled down to the V_{SS} internally. ^{Note1} ($R_{\text{VMPD}} = \text{Typ.}45\text{k}\Omega$)
Latch	$V_{\text{VM}} < V_{\text{REL3}}$	t_{VREL3}	V_{VM} is pulled up to the V_{DD} internally.

Note1: In the discharge-overcurrent state, V_{VM} is calculated by the following equation.

$$V_{\text{VM}} = V_{\text{CELL}} \times R_{\text{VMPD}} / (R_{\text{VMPD}} + R_{\text{VM}} + R_{\text{LOAD}})$$

V_{CELL} : Battery voltage


R_{VMPD} : VM pin pulled down resistance

R_{VM} : External resistance for VM pin

R_{LOAD} : Load resistance to a battery pack

Timing Chart

● VDET3 / Discharge Overcurrent Protection



● Short-circuit Protection


The IC monitors the discharge current via the sense voltage V_{SENS} —the voltage between the CS and VM pins that appears across the sense resistor (R_{SENS}).

When V_{SENS} exceeds the short-circuit detection voltage¹ (V_{SHORT1}) for longer than the short-circuit detection delay time¹ (t_{VSHORT1}), the IC enters the short-circuit protection state. In this state, the DOUT pin outputs Low, turning OFF the discharge-control FET and stopping the short-circuit current.

To release from the short-circuit protection state, the same conditions and timing used for *Discharge Overcurrent Protection* apply.

Timing Chart

● VSHORT / Short Circuit Protection



● Charge Overcurrent Protection

The IC monitors the charge current via the sense voltage V_{SENS} —the voltage between the CS and VM pins that appears across the sense resistor (R_{SENS}).


When V_{SENS} falls below the charge-overcurrent detection voltage (V_{DET4}) for longer than the charge-overcurrent detection delay time (t_{VDET4}), the IC enters the charge overcurrent protection state. In this state, the COUT pin outputs Low, turning OFF the charge-control FET and stopping the charge overcurrent.

To release from the charge overcurrent protection state, the following condition must be satisfied.

Type	Pin Condition	Delay Time	Remarks
Auto Release	$V_{\text{VM}} > V_{\text{REL4}}$	t_{VREL4}	V_{VM} is pulled up to the V_{DD} internally.

Timing Chart

● VDET4 / Charge Overcurrent Protection



● 0 V Battery Charging

The IC includes a selectable function that determines whether a battery discharged to 0 V may be charged.

0 V Battery Charge Function “Permission”


0 V Battery Charging is allowed. The charge-control FET turns ON and the battery can recover from 0 V.

0 V Battery Charge Function “Inhibition”


When the VDD pin voltage (V_{DD}) falls below the 0 V battery charging inhibition voltage (V_{NCHG}) and charger is connected, the IC enters the 0 V battery charging inhibition state. In this state, the COUT pin outputs Low, turning OFF the charge-control FET and stopping 0 V battery charging.

Timing Chart

● 0V Battery Charging, Inhibition (0V Lockout) type



● 0V Battery Charging, Permission (0V Rechargeable) type



• Temperature Protection

The IC includes an optional temperature protection function assigned to the TIN pin.

When the temperature protection is enabled, the IC operates as follows:

The IC monitors temperature via the TIN pin voltage (V_{TIN})—the divided voltage generated by an external NTC thermistor and an internal resistor. When monitoring for over-temperature, the divider uses the internal resistor R_{TIN} .

The IC provides four temperature thresholds: charge over-temperature detection temperature (T_{DET1}), discharge over-temperature detection temperature (T_{DET2}).

Over-temperature Protection

When the ambient temperature at the NTC exceeds T_{DET1} for longer than the temperature detection delay time (t_{TDET}), the IC enters the charge over-temperature protection state. In this state, the COUT pin outputs Low, turning OFF the charge-control FET and stopping charging.

When the ambient temperature exceeds T_{DET2} for longer than t_{TDET} , the IC enters the discharge over-temperature protection state. In this state, the DOUT pin outputs Low, turning OFF the discharge-control FET and stopping discharging.

When both T_{DET1} and T_{DET2} are exceeded, both the COUT and DOUT pins output Low and both FETs are turned OFF.

To release from the over-temperature protection state, the following conditions must be satisfied.


Type	Pin Conditions	Delay Time	Remarks
Auto Release	$T_a < T_{REL1/2}$	t_{TREL}	

Intermittent Sensing

To reduce the TIN pin current consumption (I_{TIN}) through the NTC, the temperature-sensing circuits operate intermittently with a period of ($t_{TOFF} + t_{TON}$); temperature is sampled only during t_{TON} . Once t_{TDET} counting starts, intermittent operation is suspended, and the temperature-protection circuits operate continuously until the t_{TDET} period elapses.

Timing Chart

• T_{DET1} , T_{DET2} / Over-temperature Protection (OTP)



● Forced Standby Function

The IC includes an optional forced standby function assigned to the STB pin. When the forced standby function is enabled, the IC operates as follows:

When the STB pin voltage (V_{STB}) exceeds the forced standby detection voltage (V_{STBDET}) for longer than the forced standby detection delay time (t_{STBDET}), the IC enters the pre-forced standby state. In this state, the DOUT pin outputs Low, turning OFF the discharge-control FET and stopping discharging.

Even while the discharge-control FET is OFF, charge current can flow through the parasitic body diode of the FET. When this occurs, the VM pin voltage (V_{VM}) is lower than the VSS pin voltage (V_{SS}) by approximately the diode's forward voltage (V_F). After the discharge-control FET is turned OFF, once V_{VM} exceeds the load detection voltage (V_{LDET2}), the IC moves to the forced standby state, minimizing the current consumption.


To release from the forced standby state, the following conditions must be satisfied.

Type	Pin Conditions	Delay Time	Remarks
Latch	$V_{VM} < V_{STBREL}$ (in pre-forced standby state) or $V_{VM} < V_{CHGDET}$ (in forced standby state)	$t_{VSTBREL}$ OR $t_{VCHGDET}$	V_{VM} is pulled up to the V_{DD} internally.

Timing Chart


● STB Function (Forced Standby Function): Active-high

(1) Pre-Forced Standby State
(2) Standby State
(3) UVP State



• STB Function (Forced Standby Function): Active-low

(1) Pre-Forced Standby State
(2) Standby State
(3) UVP State




● Discharge Overcurrent Timer Reset Function

Due to the response time of the discharge overcurrent comparator, a delay occurs before the timer is reset. If the voltage between the CS and VM pins falls below V_{DET3} while t_{VDET3} is being counted, the delay time counter is reset after the timer reset delay time has elapsed. If the voltage between the CS and VM pins rises above V_{DET3} during the timer reset delay period, the t_{VDET3} counter is not reset and continues counting from where it left off.


Timing Chart

● Discharge Overcurrent Timer Reset Function



APPLICATION INFORMATION

• Typical Application Circuit



External Components

Symbol	Min.	Typ.	Max.
Resistor			
R_{VDD}	-	330Ω	1.0kΩ
R_{VM}	330 Ω	1.0kΩ	1.3kΩ
R_{CS}	330 Ω	1.0kΩ	1.3kΩ
R_{STB_EX}	-	1.0kΩ	-
R_{SENS}	-	1.5mΩ	-
Capacitor			
C_{VDD}	0.01μF	0.10μF	1.00μF

The NTC thermistor with the following characteristics is required.

Vendor	muRata	
Part Number	NCP02WF474F05RH	NCP03WF104F05RL
Resistance	470kΩ±1% (25°C)	100kΩ±1% (25°C)
B-Constant	4250K ±1%	4250K ±1%

The voltage fluctuation is stabilized by R_{VDD} and C_{VDD} . If R_{VDD} is too large, the detection voltage rises by the conduction current at detection. To stabilize the operation, it is recommended to use a resistor of 330Ω or less for R_{VDD} and a capacitor of 0.01μF to 1.00μF for C_{VDD} .

When the R_{SENS} of the resistor sensing the overcurrent is too large, the power loss also become large. If the R_{SENS} is inappropriate for the overcurrent, the power loss may exceed the allowable loss of the R_{SENS} . The appropriate R_{SENS} should be selected according to the cell specifications.

In addition, when a reverse charger is connected, the external resistors must meet the following requirements to suppress the current flowing from the pack side pin to the VDD pin.

Reverse Charge Current Path	Recommended Resistance Conditions
From CS pin to VDD pin	$R_{VM} = R_{CS} \geq 330 \Omega$ Note
From VM pin to VDD pin	

Note: If R_{VM} is larger than the requirement, charger connection may not be recognized that is required to release from some abnormal detection states.

This application circuit diagram is an example. The performance of the circuit depends on the PCB layout and external components. In the actual application, fully evaluation is required.

TECHNICAL NOTES

A peripheral component or the device mounted on PCB should not exceed a rated voltage, a rated current or a rated power. When designing a peripheral circuit, please be fully aware of the following points.


- Please evaluate the product at the PCB level before use, as some symptoms may remain that cannot be confirmed by the evaluation at the IC level.
- When using any coating or underfill to improve moisture resistance or joining strength, evaluate them adequately before using. In certain materials or coating conditions, corrosion by contained constituents, current leakage by moisture absorption, crack and delamination by physical stress can happen. If the curing temperature of the coating material or underfill material exceeds the absolute maximum rating, the electrical characteristics of this product may change.
- When performing X-ray inspection in mass production process and evaluation build stage such as the product functions and characteristics confirmation, please confirm X-ray irradiation does not exceed 1.5Gy (absorbed dose for air).




	Set Voltage [V] / Delay Time [ms]										Set Temperature [°C] / Delay Time [ms]							Optional Function									
	V _{DET1}	V _{REL1}	V _{DET2}	V _{REL2}	V _{DET3}	-	V _{DET4}	-	V _{SHORT1}	V _{NOCHG}	Unit	T _{TDET1/2}	T _{TREL1/2}	-	-	-	-	Unit	Overcharge Release	Over-discharge Release	Discharge Overcurrent Release	0V Battery Charging	Temperature Protection	Forced Standby	STB Pin Option	V _{STBREL} *1	NTC Thermistor [kΩ]
	t _{VDET1}	t _{VREL1}	t _{VDET2}	t _{VREL2}	t _{VDET3}	t _{VREL3}	t _{VDET4}	t _{VREL4}	t _{VSHORT1}	-		t _{TDET1/2}	t _{TREL1/2}	t _{TON}	t _{TOFF}	t _{VSTBDET}	t _{VSTBREL}										
NB7130ZA101AA	4.545	4.545	2.3	2.308	0.0237	-	-0.023	-	0.0531	1.45	V	85	80	-	-	-	-	°C	Latch	Latch	Latch	Inhibition	High Temp.	Disabled	Active-high	V _{REL3}	470
	4096	2.1	128	1.1	512	1.1	32	1.1	0.53	-	ms	1024	128	8	128	16	16	ms									

*1 When forced standby is available, V_{STBREL} is specified with a value equal to V_{REL3} or V_{REL4}.

Please contact our sales representatives if required a product code other than the above combinations.



PKG: WLCSP-8-ZA1



①②: Product code (See the table below)

③④: Lot No. (series) 00,01,...,99,A0,C0,...,Y0,A1,...,Y9

(except B,D,I,M,O,Q,S,W,Z)

NOTICE

There can be variation in the marking when different AOI (Automated Optical Inspection) equipment is used.
In the case of recognizing the marking characteristic with AOI, please contact our sales or distributor before attempting to use AOI.


Product Name	① ②
N B 7 1 3 0 Z A 1 0 1 A A	1 A

Nisshinbo Micro Devices Inc.

WLCSP-8-ZA1


PI-WLCSP-8-ZA1-E-B

■ PACKAGE DIMENSIONS



■ EXAMPLE OF SOLDER PADS DIMENSIONS

Recommended Land Pattern



NSMD Pad Definition		
Pad definition	Copper Pad	Solder Mask Opening
NSMD (Non-Solder Mask defined)	0.18mm	MIN. 0.28mm

*) Pad Layout and size can modify by customers material, equipment and method.

*) Please adjust pad layout according to your conditions.



*) Recommended Stencil Aperture Size: $\phi 0.26\text{mm}$

Nisshinbo Micro Devices Inc.

WLCSP-8-ZA1

PI-WLCSP-8-ZA1-E-B

■ Visual Inspection Criteria

No.	Inspection Items	Inspection Criteria	Figures
1	Package chipping	$A \geq 0.2\text{mm}$ is rejected $B \geq 0.2\text{mm}$ is rejected $C \geq 0.2\text{mm}$ is rejected And, Package chipping to Si surface and to bump is rejected.	
2	Si surface chipping	$A \geq 0.2\text{mm}$ is rejected $B \geq 0.2\text{mm}$ is rejected $C \geq 0.2\text{mm}$ is rejected But, even if $A \geq 0.2\text{mm}$, $B \leq 0.1\text{mm}$ is acceptable.	
3	No bump	No bump is rejected.	
4	Marking miss	To reject incorrect marking, such as another product name marking or another lot No. marking.	
5	No marking	To reject no marking on the package.	
6	Reverse direction of marking	To reject reverse direction of marking character.	
7	Defective marking	To reject unreadable marking. (Microscope: X15/ White LED/ Viewed from vertical direction)	
8	Scratch	To reject unreadable marking character by scratch. (Microscope: X15/ White LED/ Viewed from vertical direction)	
9	Stain and Foreign material	To reject unreadable marking character by stain and foreign material. (Microscope: X15/ White LED/ Viewed from vertical direction)	

Nisshinbo Micro Devices Inc.


WLCSP-8-ZA1

PI-WLCSP-8-ZA1-E-B


■ PACKING SPEC

UNIT: mm


(1) Taping dimensions / Insert direction



(2) Taping state




(3) Reel dimensions




(4) Peeling strength

Peeling strength of cover tape


- Peeling angle: 165 to 180° degrees to the taped surface.
- Peeling speed: 300mm/min
- Peeling strength: 0.1 to 1.0N



(5) Packing state



■ HEAT-RESISTANCE PROFILES



Reflow profile

REVISION HISTORY

Date	Version		Changes
Official Version			
November 28, 2025	1.0	a	First official datasheet release

1. The products and the product specifications described in this document are subject to change or discontinuation of production without notice for reasons such as improvement. Therefore, before deciding to use the products, please refer to our sales representatives for the latest information thereon.
2. The materials in this document may not be copied or otherwise reproduced in whole or in part without the prior written consent of us.
3. This product and any technical information relating thereto are subject to complementary export controls (so-called KNOW controls) under the Foreign Exchange and Foreign Trade Law, and related politics ministerial ordinance of the law. (Note that the complementary export controls are inapplicable to any application-specific products, except rockets and pilotless aircraft, that are insusceptible to design or program changes.) Accordingly, when exporting or carrying abroad this product, follow the Foreign Exchange and Foreign Trade Control Law and its related regulations with respect to the complementary export controls.
4. The technical information described in this document shows typical characteristics and example application circuits for the products. The release of such information is not to be construed as a warranty of or a grant of license under our or any third party's intellectual property rights or any other rights.
5. The products listed in this document are intended and designed for use as general electronic components in standard applications (office equipment, telecommunication equipment, measuring instruments, consumer electronic products, amusement equipment etc.). Those customers intending to use a product in an application requiring extreme quality and reliability, for example, in a highly specific application where the failure or misoperation of the product could result in human injury or death should first contact us.
 - Aerospace Equipment
 - Equipment Used in the Deep Sea
 - Power Generator Control Equipment (nuclear, steam, hydraulic, etc.)
 - Life Maintenance Medical Equipment
 - Fire Alarms / Intruder Detectors
 - Vehicle Control Equipment (automotive, airplane, railroad, ship, etc.)
 - Various Safety Devices
 - Traffic control system
 - Combustion equipment

In case your company desires to use this product for any applications other than general electronic equipment mentioned above, make sure to contact our company in advance. Note that the important requirements mentioned in this section are not applicable to cases where operation requirements such as application conditions are confirmed by our company in writing after consultation with your company.

6. We are making our continuous effort to improve the quality and reliability of our products, but semiconductor products are likely to fail with certain probability. In order to prevent any injury to persons or damages to property resulting from such failure, customers should be careful enough to incorporate safety measures in their design, such as redundancy feature, fire containment feature and fail-safe feature. We do not assume any liability or responsibility for any loss or damage arising from misuse or inappropriate use of the products.
7. The products have been designed and tested to function within controlled environmental conditions. Do not use products under conditions that deviate from methods or applications specified in this datasheet. Failure to employ the products in the proper applications can lead to deterioration, destruction or failure of the products. We shall not be responsible for any bodily injury, fires or accident, property damage or any consequential damages resulting from misuse or misapplication of the products.
8. **Quality Warranty**
 - 8-1. **Quality Warranty Period**

In the case of a product purchased through an authorized distributor or directly from us, the warranty period for this product shall be one (1) year after delivery to your company. For defective products that occurred during this period, we will take the quality warranty measures described in section 8-2. However, if there is an agreement on the warranty period in the basic transaction agreement, quality assurance agreement, delivery specifications, etc., it shall be followed.
 - 8-2. **Quality Warranty Remedies**

When it has been proved defective due to manufacturing factors as a result of defect analysis by us, we will either deliver a substitute for the defective product or refund the purchase price of the defective product.

Note that such delivery or refund is sole and exclusive remedies to your company for the defective product.
 - 8-3. **Remedies after Quality Warranty Period**

With respect to any defect of this product found after the quality warranty period, the defect will be analyzed by us. On the basis of the defect analysis results, the scope and amounts of damage shall be determined by mutual agreement of both parties. Then we will deal with upper limit in Section 8-2. This provision is not intended to limit any legal rights of your company.
9. Anti-radiation design is not implemented in the products described in this document.
10. The X-ray exposure can influence functions and characteristics of the products. Confirm the product functions and characteristics in the evaluation stage.
11. WLCSP products should be used in light shielded environments. The light exposure can influence functions and characteristics of the products under operation or storage.
12. Warning for handling Gallium and Arsenic (GaAs) products (Applying to GaAs MMIC, Photo Reflector). These products use Gallium (Ga) and Arsenic (As) which are specified as poisonous chemicals by law. For the prevention of a hazard, do not burn, destroy, or process chemically to make them as gas or power. When the product is disposed of, please follow the related regulation and do not mix this with general industrial waste or household waste.
13. Please contact our sales representatives should you have any questions or comments concerning the products or the technical information.



Nisshinbo Micro Devices Inc.

Official website

<https://www.nisshinbo-microdevices.co.jp/en/>

Purchase information

<https://www.nisshinbo-microdevices.co.jp/en/buy/>