

Nuvoton

NCT5948Y

NCT5948W

**8-channel I²C-bus switch with
reset**

Revision: 1.0 Date: July, 2017

NCT5948Y/W Datasheet Revision History

	PAGES	DATES	VERSION	WEB VERSION	MAIN CONTENTS
1	N.A.	Oct,06	0.5		Preliminary Version
2	7	Mar.04	0.6		Update the description of control register
3	18-19	6 th , June	0.7		Update the ordering information and add the taping spec
4	17-18	Oct,06	0.8		Update 1MHz (Fast-mode plus) spec.
5		July,14	1.0		Update to public version

Table of Contents-

1. GENERAL DESCRIPTION	1
2. FEATURES	1
2.1 GENERAL FEATURES.....	1
2.2 KEY SPECIFICATIONS	1
3. PIN CONFIGURATION.....	2
4. PIN DESCRIPTION.....	3
5. BLOCK DIAGRAM	4
6. FUNCTION DESCRIPTIONS.....	5
6.1 DEVICE ADDRESS	5
6.2 CONTROL REGISTER	6
6.3 RESET_N INPUT	7
6.4 POWER-ON RESET	7
6.5 VOLTAGE TRANSLATION	8
7. CHARACTERISTICS OF THE I²C-BUS.....	9
7.1 BIT TRANSFER.....	9
7.2 START AND STOP CONDITIONS	9
7.3 SYSTEM CONFIGURATION.....	10
7.4 ACKNOWLEDGE.....	10
7.5 BUS TRANSACTIONS.....	11
8. APPLICATION	12
9. DC AND AC SPECIFICATION	13
9.1 ABSOLUTE MAXIMUM RATINGS	13
9.2 DC CHARACTERISTICS	13
9.3 AC CHARACTERISTICS.....	16
10. ORDERING INFORMATION	19
11. TOP MARKING SPECIFICATION	19
12. TAPING SPECIFICATION	20
12.1 QFN 24L 4X4 MM ²	20
12.2 TSSOP 24L 4.4X7.8 MM ²	20
13. PACKAGE DIMENSION OUTLINE.....	21
13.1 QFN 24L 4X4 MM ² , THICKNESS: 0.8 MM (MAX), PITCH: 0.50 MM EP SIZE 2.25X2.25 MM	21
13.2 TSSOP 24L 4.4X7.8 MM ² , PITCH: 0.65 MM.....	22

1. GENERAL DESCRIPTION

The NCT5948Y/W is an octal bidirectional translating switch which can be controlled via the I²C-bus. The SCL/SDA upstream pair fans out to eight downstream pairs, or channels. Any individual SCx/SDx channel or combination of channels can be selected, determined by the contents of the programmable control register.

The system master can reset the NCT5948Y/W in the event of a timeout or other improper operation by asserting a low in the RESET_N input. Equally, the power-on reset deselects all channels and initializes the I²C state machine. Asserting RESET_N causes the same reset or initialization to occur without powering down the part.

The pass gates of the switches are constructed such that the VDD pin can be used to limit the maximum high voltage which be passed by the NCT5948Y/W. This allows the use of different bus voltages on each pair, so that 1.8V or 2.5V or 3.3V parts can communicate with 5V parts without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O are 5V tolerant.

2. FEATURES


2.1 General Features

- 1-of-8 bidirectional translating switches
- I²C-bus interface logic; compatible with SMBus standards
- Active low reset input
- Three dedicated hardware address pins for use of up to eight devices
- Channel selection via I²C-bus, in any combination
- Power-up with all switch channels deselected
- Low R_{on} switches
- Allows voltage level translation between 1.8V, 2.5V, 3.3V and 5V buses
- No glitch on power-up
- Supports hot insertion
- Low standby current
- Operating power supply voltage range of 2.3V to 5.5V
- 5V tolerant inputs
- 0 Hz to 1MHz clock frequency
- ESD protection exceeds 2000V HBM per JESD22-A114 and 1000V CDM per JESD22-C101
- Latch-up protection exceeds 100mA per JESD78
- Two packages offered: QFN24 and TSSOP24

2.2 Key Specifications

- Supply Voltage is 2.3 V to 5.5 V
- Standby Current is 1uA max.
- Operating Temperature is from -40 °C to 85 °C

3. PIN CONFIGURATION



4. PIN DESCRIPTION

Symbol	Pin		Description
	TSSOP24	QFN24	
A0	1	22	Address input 0. Connect directly to VDD or VSS.
A1	2	23	Address input 1. Connect directly to VDD or VSS.
RESET_N	3	24	Active LOW reset input. Connect to VDD through a pull-up resistor, if not used.
SD0	4	1	Serial data 0. Connect to VDD through a pull-up resistor.
SC0	5	2	Serial clock 0. Connect to VDD through a pull-up resistor.
SD1	6	3	Serial data 1. Connect to VDD through a pull-up resistor.
SC1	7	4	Serial clock 1. Connect to VDD through a pull-up resistor.
SD2	8	5	Serial data 2. Connect to VDD through a pull-up resistor.
SC2	9	6	Serial clock 2. Connect to VDD through a pull-up resistor.
SD3	10	7	Serial data 3. Connect to VDD through a pull-up resistor.
SC3	11	8	Serial clock 3. Connect to VDD through a pull-up resistor.
VSS	12	9	Supply ground
SD4	13	10	Serial data 4. Connect to VDD through a pull-up resistor.
SC4	14	11	Serial clock 4. Connect to VDD through a pull-up resistor.
SD5	15	12	Serial data 5. Connect to VDD through a pull-up resistor.
SC5	16	13	Serial clock 5. Connect to VDD through a pull-up resistor.
SD6	17	14	Serial data 6. Connect to VDD through a pull-up resistor.
SC6	18	15	Serial clock 6. Connect to VDD through a pull-up resistor.
SD7	19	16	Serial data 7. Connect to VDD through a pull-up resistor.
SC7	20	17	Serial clock 7. Connect to VDD through a pull-up resistor.
A2	21	18	Address input 2. Connect directly to VDD or VSS.
SCL	22	19	Serial clock line. Connect to VDD through a pull-up resistor.
SDA	23	20	Serial data line. Connect to VDD through a pull-up resistor.
VDD	24	21	Supply voltage

5. BLOCK DIAGRAM





Figure 5. Block diagram of NCT5948Y/W

6. FUNCTION DESCRIPTIONS

6.1 Device address

Following a start condition, the bus master must output the address of the slave which it is accessing. The address of the NCT5948Y/W is shown in [Figure 6-1](#). To conserve power, no internal pull-up resistors are incorporated on the hardware selectable address pins and they must be pulled high or low.




The last bit of the slave address defines the operation (read or write) to be performed. When it is logic high, a read is selected, while logic low selects a write operation.

Address reference table:

Inputs			I ² C bus slave address (1,1,1,0,A2,A1,A0)
A2	A1	A0	
L	L	L	70h
L	L	H	71h
L	H	L	72h
L	H	H	73h
H	L	L	74h
H	L	H	75h
H	H	L	76h
H	H	H	77h

6.2 Control register

Following the successful acknowledgement of the slave address byte, the bus master will send a command byte which is stored in the control register in the NCT5948Y/W (see Figure 6-2). This register can be written and read via the I²C-bus. Each bit in the command byte corresponds to a SCn/SDn channel and a high selects this channel. Multiple SCn/SDn channels may be selected at the same time. When a channel is selected, the channel becomes active after a stop condition has been placed on the I²C-bus. This register can be written and read via the I²C-bus.



6.2.1 Control register definition

This register can be written and read via the I²C-bus. Each bit in the command byte corresponds to a SCx/SDx channel and a high selects this channel. Multiple SCx/SDx channels may be selected at the same time. When a channel is selected, the channel becomes active after a stop condition has been placed on the I²C-bus. This ensures that all SCx/SDx lines are in a high state when the channel is made active, so that no false conditions are generated at the time of connection. A stop condition always must occur immediately after the acknowledge cycle.

Table 6-1. Control register: write (channel selection); read (channel status)

B7	B6	B5	B4	B3	B2	B1	B0	Command
X	X	X	X	X	X	X	0	channel 0 disabled
							1	channel 0 enabled
X	X	X	X	X	X	0	X	channel 1 disabled
						1		channel 1 enabled
X	X	X	X	X	0	X	X	channel 2 disabled
					1			channel 2 enabled
X	X	X	X	0	X	X	X	channel 3 disabled
				1				channel 3 enabled
X	X	X	0	X	X	X	X	channel 4 disabled
			1					channel 4 enabled
X	X	0	X	X	X	X	X	channel 5 disabled

B7	B6	B5	B4	B3	B2	B1	B0	Command
		1						channel 5 enabled
X	0	X	X	X	X	X	X	channel 6 disabled
	1							channel 6 enabled
0	X	X	X	X	X	X	X	channel 7 disabled
1								channel 7 enabled
0	0	0	0	0	0	0	0	No channel selected, power-up/reset default state

Remark: Multiple channels can be enabled at the same time. Example: B7 = 0, B6 = 1, B5 = 0, B4 = 0, B3 = 1, B2 = 1, B1 = 0, B0 = 0, means that channels 7, 5, 4, 1 and 0 are disabled, and channels 6, 3, and 2 are enabled. Care should be taken not to exceed the maximum bus capacity.

6.3 RESET_N input


The RESET_N input is an active low signal that may be used to recover from a bus fault condition. When this signal is asserted low for a minimum of $t_{w(rst)L}$, the NCT5948Y/W will reset its registers and I²C-bus state machine and will deselect all channels. The RESET_N input must be connected to VDD through a pull-up resistor.

6.4 Power-on reset

When power (from 0V) is applied to VDD, an internal power-on reset holds the NCT5948Y/W in a reset condition until VDD has reached V_{POR} . At that point, the reset condition is released and the NCT5948 Y/W registers and I²C-bus state machine are initialized to their default states (all zeros) causing all the channels to be deselected. After that, VDD must be lowered to below 0.2V and then back up to the operating voltage for a power reset cycle.

6.5 Voltage translation

The pass gate transistors of the NCT5948Y/W are constructed such that the VDD voltage can be used to limit the maximum voltage that will be passed from one I²C-bus to another. Figure 6-5 shows the voltage characteristics of the pass gate transistors (note that the graph was generated using the data specified in Section 9 “DC Characteristics” of this data sheet).




For the NCT5948Y/W to act as a voltage translator, the $V_{O(SW)}$ voltage should be equal to, or lower than the lowest bus voltage. For example, if the main bus was running at 5 V, and the downstream buses were 3.3 V and 2.7 V, then $V_{O(SW)}$ should be equal to or below 2.7 V to effectively clamp the downstream bus voltages. As shown in Figure 6-5, $V_{O(SW)(max)}$ will be 2.7 V when the NCT5948 supply voltage is 3.5 V or lower, so the NCT5948Y/W supply voltage could be set to 3.3 V. Pull-up resistors can then be used to bring the bus voltages to their appropriate levels (see Figure 8).

7. CHARACTERISTICS OF THE I²C-BUS

The I²C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.


7.1 Bit Transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high period of the clock pulse as changes in the data line at this time will be interrupted as control signals (see Figure 7-1).



7.2 START and STOP Conditions

Both data and clock lines remain high when the bus is not busy. A high-to-low transition of the data line, while the clock is high is defined as the START condition (S). A low-to-high transition of the data line while the clock is high is defined as the STOP condition (P) (see Figure 7-2).



7.3 System Configuration

A device generating a message is a “transmitter”, and a device receiving is the “receiver”. The device which controls the message is the “master” and the devices which are controlled by the master are the “slaves” (see Figure 7-3).




Figure 7-3. System configuration

7.4 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a high level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device which acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable low during the high period of the acknowledge related clock pulse. Set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte which has been clocked out of the slave. In this event, the transmitter must leave the data line high to enable the master to generate a STOP condition.






Figure 7-4. Acknowledgement on the bus

7.5 Bus Transactions

Data is transmitted to the NCT5948Y/W by sending the device address and setting the LSB to a logic 0 (see Figure 6-1). The command byte is sent after the address and determines which SCx/SDx channel receives the data which follows the command byte (see Figure 7-5). There is no limitation on the number of data bytes sent in one write transmission.



The bus master first must send the NCT5948Y/W address with the LSB set to a logic 1 (see Figure 6-1). The command byte is sent after the address and determines which SCx/SDx channel is accessed. After a restart, the device address is sent again, but this time, the LSB is set to a logic 1. Data from the SCx/SDx channel defined by the command byte then is sent by the NCT5948Y/W (see Figure 7-6). After a restart, the value of the SCx/SDx channel defined by the command byte matches the SCx/SDx channel being accessed when the restart occurred. Data is clocked into the SCx/SDx channel on the rising edge of the acknowledge clock pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus master must not acknowledge the data.



8. APPLICATION




Figure 8. Typical application

9. DC AND AC SPECIFICATION

9.1 Absolute Maximum Ratings

PARAMETER	RATING	UNIT
Power Supply Voltage	2.3 to 5.5	V
Input Voltage	2.3 to 5.5	V
Operating Temperature ^{*1}	-40 to +85	°C

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

Note *1: Guaranteed by design from -40~85 degreeC, 100% tested at 85 degreeC.

9.2 DC Characteristics

9.2.1 $T_{amb} = -40^{\circ}\text{C}$ to 85°C , $V_{DD} = 2.3\text{V}$ to 3.6V , $V_{SS} = 0\text{V}$

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Supply						
V_{DD}	Supply Voltage		2.3	-	3.6	V
I_{DD}	Supply Current	Operating mode; $V_{DD}=3.6\text{V}$; no load; $V_I=V_{DD}$ or V_{SS} ; $f_{SCL}=100\text{KHz}$	-	30	50	μA
I_{stb}	Standby Current	Standby mode; $V_{DD}=3.6\text{V}$; no load; $V_I=V_{DD}$ or V_{SS}	-	0.1	1	μA
V_{POR}	Power-on Reset Voltage	no load; $V_I=V_{DD}$ or V_{SS}	-	1.6	2.1	V
Input SCL; Input/Output SDA						
V_{IL}	Low-level Input Voltage		-0.5	-	$+0.3V_{DD}$	V
V_{IH}	High-level Input Voltage		$0.7V_{DD}$	-	6	V
I_{OL}	Low-level Output Current	$V_{OL}=0.4\text{V}$ $V_{OL}=0.6\text{V}$	3 6	6 9	- -	mA mA
I_L	Leakage Current	$V_I=V_{DD}$ or V_{SS}	-1	-	+1	μA
C_i	Input Capacitance	$V_I=V_{SS}$	-	15	21	pF
Select Inputs A0 to A2; RESET_N						
V_{IL}	Low-level Input Voltage		-0.5	-	$+0.3V_{DD}$	V

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{IH}	High-level Input Voltage		$0.7V_{DD}$	-	6	V
I_{LI}	Input Leakage Current	pin at V_{DD} or V_{SS}	-1	-	+1	μA
C_i	Input Capacitance	$V_i = V_{SS}$	-	2	5	pF
Pass Gate						
R_{on}	On-State Resistance	$V_{DD}=3.0V$ to $3.6V$; $V_O=0.4V$; $I_O=15mA$	5	11	30	Ω
		$V_{DD}=2.3V$ to $2.7V$; $V_O=0.4V$; $I_O=10mA$	7	16	55	Ω
$V_{O(SW)}$	Switch Output Voltage	$V_{i(SW)}=V_{DD}=3.3V$; $I_{O(SW)}=-100\mu A$	-	1.9	-	V
		$V_{i(SW)}=V_{DD}=3.0V$ to $3.6V$; $I_{O(SW)}=-100\mu A$	1.6	-	2.8	V
		$V_{i(SW)}=V_{DD}=2.5V$; $I_{O(SW)}=-100\mu A$	-	1.5	-	V
		$V_{i(SW)}=V_{DD}=2.3V$ to $2.7V$; $I_{O(SW)}=-100\mu A$	1.1	-	2.0	V
I_L	Leakage Current	$V_i = V_{DD}$ or V_{SS}	-1	-	+1	μA
C_{io}	Input/Output Capacitance	$V_i = V_{SS}$	-	3	5	pF




9.2.2 $T_{amb} = -40^{\circ}\text{C}$ to 85°C , $V_{DD} = 4.5\text{V}$ to 5.5V , $V_{SS} = 0\text{V}$

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Supply						
V_{DD}	Supply Voltage		4.5	-	5.5	V
I_{DD}	Supply Current	Operating mode; $V_{DD}=5.5\text{V}$; no load; $V_I=V_{DD}$ or V_{SS} ; $f_{SCL}=100\text{KHz}$	-	65	100	μA
I_{stb}	Standby Current	Standby mode; $V_{DD}=5.5\text{V}$; no load; $V_I=V_{DD}$ or V_{SS}	-	0.2	1	μA
V_{POR}	Power-on Reset Voltage	no load; $V_I=V_{DD}$ or V_{SS}	-	1.7	2.1	V
Input SCL; Input/Output SDA						
V_{IL}	Low-level Input Voltage		-0.5	-	$+0.3V_{DD}$	V
V_{IH}	High-level Input Voltage		$0.7V_{DD}$	-	6	V
I_{OL}	Low-level Output Current	$V_{OL}=0.4\text{V}$ $V_{OL}=0.6\text{V}$	3 6	- -	- -	mA mA
I_L	Leakage Current	$V_I=V_{DD}$ or V_{SS}	-1	-	+1	μA
C_i	Input Capacitance	$V_I=V_{SS}$	-	15	21	pF
Select Inputs A0 to A2; RESET_N						
V_{IL}	Low-level Input Voltage		-0.5	-	$+0.3V_{DD}$	V
V_{IH}	High-level Input Voltage		$0.7V_{DD}$	-	6	V
I_{LI}	Input Leakage Current	pin at V_{DD} or V_{SS}	-1	-	+1	μA
C_i	Input Capacitance	$V_I=V_{SS}$	-	2	5	pF
Pass Gate						
R_{on}	On-state Resistance	$V_{DD}=4.5\text{V}$ to 5.5V ; $V_O=0.4\text{V}$; $I_O=15\text{mA}$	4	9	24	Ω
$V_{O(sw)}$	Switch Output Voltage	$V_{I(sw)}=V_{DD}=5.0\text{V}$; $I_{O(sw)}=-100\mu\text{A}$	-	3.6	-	V
		$V_{I(sw)}=V_{DD}=4.5\text{V}$ to 5.5V ; $I_{O(sw)}=-100\mu\text{A}$	2.6	-	4.5	V
I_L	Leakage Current	$V_I=V_{DD}$ or V_{SS}	-1	-	+1	μA
C_{io}	Input/Output Capacitance	$V_I=V_{SS}$	-	3	5	pF

9.3 AC Characteristics

Symbol	Parameter	Conditions	Standard-mode		Fast-mode		Unit
			Min.	Max.	Min.	Max.	
t_{PD}	Propagation Delay	From SDA to SDx, or SCL to SCx	-	0.3	-	0.3	ns
f_{SCL}	SCL Clock Frequency		0	100	0	400	kHz
t_{BUF}	Bus free time between a STOP and START condition		4.7	-	1.3	-	us
$t_{HD;STA}$	Hold time (repeated) START condition		4.0	-	0.6	-	us
t_{LOW}	Low Period of the SCL Clock		4.7	-	1.3	-	us
t_{HIGH}	High Period of the SCL Clock		4.0	-	0.6	-	us
$t_{SU;STA}$	Set-up Time for a repeated START condition		4.7	-	0.6	-	us
$t_{SU;STO}$	Set-up Time for STOP condition		4.0	-	0.6	-	us
$t_{HD;DAT}$	Data Hold Time		0	3.45	0	0.9	us
$t_{SU;DAT}$	Data Set-up Time		250	-	100	-	ns
t_r	Rise Time of both SDA and SCL Signals		-	1000	$20+0.1C_b$	300	ns
t_f	Fall Time of both SDA and SCL Signals		-	300	$20+0.1C_b$	300	ns
C_b	Capacitive Load for each bus line		-	400	-	400	pF
t_{SP}	Pulse Width of spikes that must be suppressed by the input filter		-	50	-	50	ns
$t_{VD;DAT}$	Data Valid Time	HIGH-to-LOW LOW-to-HIGH	- -	1 0.6	- -	1 0.6	us us
$t_{VD;ACK}$	Data Valid Acknowledge Time		-	1	-	1	us
RESET_N							
$t_{w(rst)L}$	Low-level Reset Time		4	-	4	-	ns
t_{rst}	Reset Time	SDA clear	-	500	-	500	ns
$t_{REC;STA}$	Recovery Time to START Condition		0	-	0	-	ns

Symbol	Parameter	Conditions	Fast-mode plus		Unit
			Min.	Max.	
t_{PD}	Propagation Delay	From SDA to SDx, or SCL to SCx	-	0.3	ns
f_{SCL}	SCL Clock Frequency		0	1000	kHz
t_{BUF}	Bus free time between a STOP and START condition		0.5	-	us
$t_{HD;STA}$	Hold time (repeated) START condition		0.26	-	us
t_{LOW}	Low Period of the SCL Clock		0.5	-	us
t_{HIGH}	High Period of the SCL Clock		0.26	-	us
$t_{SU;STA}$	Set-up Time for a repeated START condition		0.26	-	us
$t_{SU;STO}$	Set-up Time for STOP condition		0.26	-	us
$t_{HD;DAT}$	Data Hold Time		0	-	us
$t_{SU;DAT}$	Data Set-up Time		50		ns
t_r	Rise Time of both SDA and SCL Signals		-	120	ns
t_f	Fall Time of both SDA and SCL Signals		$20+0.1C_b$	120	ns
C_b	Capacitive Load for each bus line			550	pF
t_{SP}	Pulse Width of spikes that must be suppressed by the input filter		0	50	ns
$t_{VD;DAT}$	Data Valid Time	HIGH-to-LOW LOW-to-HIGH	-	0.45	us us
$t_{VD;ACK}$	Data Valid Acknowledge Time		-	0.45	us
RESET_N					
$t_{w(rst)L}$	Low-level Reset Time		100	-	ns
t_{rst}	Reset Time	SDA clear	500	-	ns
$t_{REC;STA}$	Recovery Time to START Condition		0	-	ns



10. ORDERING INFORMATION

PART NUMBER	PACKAGE TYPE	SUPPLIED AS	PRODUCTION FLOW
NCT5948Y	QFN24	E Shape (Tray) T Shape (T&R), MOQ=4Kpcs	Commercial Grade
NCT5948W	TSSOP24	E Shape (Tube) T Shape (T&R), MOQ=2.5Kpcs	Commercial Grade

11. TOP MARKING SPECIFICATION



1st line: Nuvoton logo
 2nd line: Part number: **NCT5948Y**
 3rd line: Assembly tracking code
530: Package made in year 2015, week 30
G: Assembly house code
A: IC Version
SB: Nuvoton Internal use code




1st line: Nuvoton logo
 2nd line: Part number: **NCT5948W**
 3rd line: Assembly tracking code
530: Package made in year 2015, week 30
G: Assembly house code
A: IC Version
SB: Nuvoton Internal use code

12. TAPING SPECIFICATION

12.1 QFN 24L 4X4 mm²




12.2 TSSOP 24L 4.4x7.8 MM²




13. PACKAGE DIMENSION OUTLINE

13.1 QFN 24L 4X4 mm², Thickness: 0.8 mm (Max), Pitch: 0.50 mm EP SIZE 2.25X2.25 mm



13.2 TSSOP 24L 4.4x7.8 MM², Pitch: 0.65 MM



Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice.
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.