

NAU88L24

Ultra-Low Power Audio CODEC with Stereo Class D Drivers and Ground-Referenced Headphone Amplifier with Advanced Headset Detection

GENERAL DESCRIPTION

The NAU88L24 is an ultra-low power high performance audio codec designed for smartphone, tablet PC, and other portable devices that supports both analog and digital audio functions. It includes one I2S/PCM interface, one digital mixer, two high quality DACs, two high quality ADCs, two mono differential or one stereo differential analog microphone inputs, four analog single-ended microphone inputs, four digital PDM microphone inputs, one single ended stereo auxiliary or one differential mono inputs, one differential HS mic input, one stereo 2.9W class D loudspeaker amplifier driver for 4 Ω loading and 5V supply, and one stereo class G headphone amplifier with automatic headset detection.

The advanced on-chip signal processing engine that includes dynamic range compressors (DRC), 5-band parametric equalizer (PEQ), and programmable high pass and notch filter block, can maximize audio quality and eliminate any undesirable frequency components.

The NAU88L24 also has powerful headset detection that supports jack insertion / ejection, microphone detection, distinct key / short key / long key / key release detection features as well as an integrated frequency locked loop (FLL) to support various clocks.


FEATURES

- DAC: 103dB SNR (A-weighted) @ 0dB gain, 1.8V and -77dB THD @ 20mW and RL= 32 Ω , DAC playback to headphone output mode
- ADC: 100dB SNR (A-weighted) @ 0dB MIC gain, 1.8V, Fs = 48KHz and -85dB THD, 1.8V, MIC gain 6dB, OSR 128x
- 1 Digital I2S/PCM I/O port
- Dynamic Range Compressor (DRC)
- 5 Band Parametric Equalizer
- 1 Headset Microphone, 4 Analog or 4 Digital PDM MIC input supports
- Stereo .97W Class D Loudspeaker @ 4.2V, 8 Ω , 1% THD+N (1.38W @ 5.0V, 8 Ω , 1% THD+N)
- Class G Headphone Amplifier (27mW @ 32 Ω , 1% THD+N)
- Stereo Auxiliary Input
- Sampling rate from 8K to 96 KHz
- Headset Detection
- Jack Insertion and Ejection Detection
- MIC Detection and Distinct Keys Detection
- Package:
QFN-48 (6X6mm, 0.4mm Pitch) package
56 Balls WLCSP package with 0.4mm Pitch package


Applications

- Tablets / Ultra-Portable Laptops
- Smartphones
- Audio Docking Systems
- Portable Game Players
- Cameras

Block Diagram



QFN 48



56 Balls WLCSP


Table of Contents

BLOCK DIAGRAM	2
PIN DIAGRAM-QFN48.....	6
PIN DIAGRAM-WLCSP.....	7
Ordering Information.....	7
PIN DESCRIPTION-QFN48.....	8
PIN DESCRIPTION-56 BALLS WLCSP	10
ELECTRICAL CHARACTERISTICS	12
1 GENERAL DESCRIPTION.....	15
1.1 Inputs	15
1.2 Outputs	15
1.3 ADC, DAC and Digital Signal Processing	15
1.4 Digital Interfaces	15
2 POWER SUPPLY	15
2.1 Power on and off reset.....	16
3 INPUT PATH DETAILED DESCRIPTIONS	16
3.1 Analog Microphone Inputs	16
3.1.1 V _{REF}	17
3.1.2 MIC Bias	18
3.2 Digital MIC Inputs.....	18
3.3 Line Inputs	19
3.4 Programmable Gain Amplifier (PGA)	19
4 ADC DIGITAL BLOCK.....	19
4.1 ADC Dynamic Range Compressor (DRC)	20
4.1.1 Level Estimation	20
4.1.2 Static Curve	20
4.2 ADC Digital Volume Control.....	22
4.3 ADC Programmable High Pass Filter.....	22
4.4 Programmable Notch Filter	23
4.5 ADC Path Digital Mixer	24
4.6 5-Band Equalizer	24
4.7 Companding.....	25
4.8 Additional ADC Application Notes.....	25
5 DAC DIGITAL BLOCK.....	25
5.1 DAC Dynamic Range Control (DRC)	26
5.1.1 Level Estimation	26
5.1.2 Static Curve	26
5.2 DAC Digital Volume Control.....	27
5.3 DAC Soft Mute	27
5.4 5-Band Equalizer	28
5.5 DAC Path Digital Mixer with Side tone.....	28
5.6 Companding.....	29

5.6.1	μ-law	30
5.6.2	A-law	30
5.7	Additional DAC Application Notes	30
6	CLOCKING AND SAMPLE RATES	30
6.1	Frequency Locked Loop (FLL)	32
7	CONTROL INTERFACES	34
7.1	2-Wire-Serial Control Mode (I ² C Style Interface)	35
7.2	2-Wire Protocol Convention	35
7.3	2-Wire Write Operation	35
7.4	2-Wire Read Operation	36
7.5	Digital Serial Interface Timing	36
7.6	Software Reset	37
8	DIGITAL AUDIO INTERFACES	37
8.1	Right-Justified Audio Data	38
8.2	Left-Justified Audio Data	38
8.3	I2S Audio Data	38
8.4	PCM A Audio Data	39
8.5	PCM B Audio Data	39
8.6	PCM Time Slot Audio Data	39
8.7	TDM I2S Audio Data	40
8.8	TDM PCM A Audio Data	40
8.9	TDM PCM B Audio Data	41
8.10	TDM PCM Offset Audio Data	41
9	OUTPUTS	43
9.1	Stereo Class D Speaker Outputs	43
9.1.1	Differential Mixer	43
9.1.2	Device Protection	44
9.1.3	Class D without filter	44
9.1.4	Class D Filters	45
9.1.5	NAU88L24 EMI performance	46
9.2	Class G Headphone Driver and Charge Pump	46
10	HEADSET DETECTION	47
10.1	Jack Detection	47
10.2	Microphone Detection	48
10.3	Key/Button Detection	48
10.3.1	SAR ADC	51
10.4	Jack Interrupt Sequence	52
10.4.1	Jack Insert	52
10.4.2	Jack Eject	52
10.4.3	Short Key Press	52
10.4.4	Key Release	52
11	BASIC REGISTER SEQUENCES	53
11.1	To enable VREF and General Bias	53
11.2	Enable/Disable Input PGA	53


11.3	Enable analog ADC	53
11.4	Enable/Disable FLL.....	53
11.5	Enable/Disable DAC	54
11.6	Enable/Disable Class D Driver.....	54
11.7	Enable/Disable Headphone	54
11.8	Enable DAC to Headphone Low Power MP3 Playback Mode	55
11.9	Enable DAC to Class D Low Power MP3 Playback Mode	55
11.10	Jack Detection	55
12	REGISTER MAP	57
13	TYPICAL APPLICATION DIAGRAM	84
14	PACKAGE INFORMATION	85
14.1	QFN 48L 7X7MM^2	85
14.2	QFN48L 6x6MM^2.....	86
14.3	WLCSP 56 Balls	87
	ORDERING INFORMATION.....	88
	REVISION HISTORY	89
	IMPORTANT NOTICE	90

Pin Diagram-QFN48



Note: NAU88L24IG (6mm X 6mm QFN 48 pin) have same pin diagram and pin descriptions

Pin Diagram-WLCSP



Ordering Information

Part Number	Dimension	Package	Package Material
NAU88L24YG	7 x 7 mm	QFN-48	Green
NAU88L24IG	6 X 6 mm	QFN-48	Green
NAU88L24VG	3.22 X 3.66 mm	56 Balls WLCSP	Green

Pin Description-QFN48

Pin #	Name	Type	Functionality
1	AUX_L/MONO +	Analog Input	PGA Mono+ or Left channel Auxiliary Analog Input
2	MIC1+/DMCLK1	Analog Input / Digital Output	PGA MIC1+ Analog Input or Digital Microphone 1 Clock Output
3	MIC1-/DMDATA1	Analog Input / Digital Input	PGA MIC1- Analog Input or Digital Microphone 1 Data Input
4	VSSA	Ground	Analog Supply Ground
5	VDDA	Supply	Analog Supply
6	MICBIAS	Analog Output	Microphone Bias Output
7	VDDMIC	Supply	Microphone supply
8	MICDET	Analog Input	Microphone button detection input
9	VREF	Analog I/O	Internal DAC & ADC voltage reference decoupling I/O
10	VSSA	Ground	Analog Supply Ground
11	VDDA	Supply	Analog Supply
12	CPOUTP	Analog I/O	Charge Pump positive voltage
13	VSSCP	Ground	Charge Pump Supply ground
14	CPOUTN	Analog I/O	Charge Pump negative voltage
15	CPCB	Analog I/O	Charge Pump switching capacitor node B
16	CPCA	Analog I/O	Charge Pump switching capacitor node A
17	HPL	Analog Output	Headphone left channel output
18	HPR	Analog Output	Headphone right channel output
19	HPCOM	Analog Input	Headphone ground reference
20	TEST	N/C	Class-D amplifier Test point
21	VSSSPK	Ground	Class-D amplifier supply ground
22	VDDSPK	Supply	Class-D amplifier supply
23	VDDSPK	Supply	Class-D amplifier supply
24	SPKOUTL+	Analog Output	Class-D amplifier Left Channel positive Output
25	VSSSPK	Ground	Class-D amplifier supply ground
26	SPKOUTL-	Analog Output	Class-D amplifier Left Channel negative Output
27	VDDSPK	Supply	Class-D amplifier supply
28	SPKOUTR-	Analog Output	Class-D amplifier Right Channel negative Output
29	VSSSPK	Ground	Class-D amplifier supply ground
30	SPKOUTR+	Analog Output	Class-D amplifier Right Channel positive Output
31	VDDSPK	Supply	Class-D amplifier supply
32	IRQ	Digital Output	Programmable Interrupt Output
33	GPIO1	Digital I/O	General Purpose IO (I2C)
34	SDIO	Digital I/O	Serial Data for I2C or SPI
35	SCLK	Digital Input	Serial Data Clock for I2C or SPI
36	FS	Digital I/O	Frame Sync input or output for I2S or PCM data
37	ADCOUT	Digital Output	Serial Audio data Output for I2S or PCM data
38	DACIN	Digital Input	Serial Audio data input for I2S or PCM data
39	BCLK	Digital I/O	Serial data bit clock input or output for I2S or PCM data
40	MCLK	Digital Input	CODEC Master clock input
41	VDDDB	Supply	Digital IO Supply
42	VSSD	Ground	Digital IO ground

43	VDDC	Supply	Digital core supply
44	JKDET	Analog Input	Jack detect input
45	HSMIC-	Analog Input	Headset Microphone negative Analog input
46	MIC2+/AUX_R /DMCLK2	Analog Input / Digital Output	PGA MIC2+ or AUXR Analog Input or Digital Microphone 2 Clock Output
47	MIC2-/DMDATA2	Analog Input / Digital Input	PGA MIC2- Analog Input or Digital Microphone 2 Data Input
48	MONO-/HSMIC+	Analog Input	PGA Mono-, or Headset Microphone positive Analog Input

Note: Analog I/O supply by VDDA, and Digital I/O supply is VDDDB. Pins 2,3, 46,47 are connected to VDDA

Pin Description-56 Balls WLCSP

Pin #	Name	Type	Functionality
A1	GPIO4/SDO	Digital I/O	General Purpose IO / 3 Wire Data Output
A2	DACIN	Digital Input	Serial Audio data input for I2S or PCM data
A3	VDDDB	Supply	Digital IO Supply
A4	VSSD	Ground	Digital IO ground
A5	HSMIC-	Analog Input	Headset Microphone negative Analog input
A6	MIC2+/DMCLK2	Analog Input / Digital Output	PGA MIC2+ Analog Input or Digital Microphone 2 Clock Output
A7	MIC2-/DMDATA2	Analog Input / Digital Input	PGA MIC2- Analog Input or Digital Microphone 2 Data Input
B1	SCLK	Digital Input	Serial Data Clock for I2C or SPI
B2	ADCOUT	Digital Output	Serial Audio data Output for I2S or PCM data
B3	MCLK	Digital Input	CODEC Master clock input
B4	VDDC	Supply	Digital core supply
B5	JKDET	Analog Input	General purpose IO or Jack detect input
B6	AUX_R/HSMIC+	Analog Input	Right channel Auxiliary Analog Input or Headset Microphone positive Analog Input
B7	AUX_L/MONO +	Analog Input	PGA Mono or Left channel Auxiliary Analog Input
C1	SDIO	Digital I/O	Serial Data for I2C or SPI
C2	FS	Digital I/O	Frame Sync input or output for I2S or PCM data
C3	BCLK	Digital I/O	Serial data bit clock input or output for I2S or PCM data
C4	IFSEL	Digital I/O	Select Control Interface for 3 wire or 2 wire mode
C5	MONO-	Analog Input	PGA Mono
C6	MIC1+/DMCLK1	Analog Input / Digital Output	PGA MIC1+ Analog Input or Digital Microphone 1 Clock Output
C7	VSSA	Ground	Analog Supply Ground
D1	GPIO1/CSB	Digital I/O	General Purpose IO (I2C) or Chip Select Bar (SPI)
D2	IRQ	Digital Output	Programmable Interrupt Output
D5	MIC1-/DMDATA1	Analog Input / Digital Input	PGA MIC1- Analog Input or Digital Microphone 1 Data Input
D6	MICBIAS	Analog Output	Microphone Bias Output
D7	VDDA	Supply	Analog Supply
E1	VDDSPK	Supply	Class-D amplifier supply
E2	SPKOUTR+	Analog Output	Class-D amplifier Right Channel positive Output
E3	TEST	N/C	Class-D amplifier Test point
E5	VREF	Analog I/O	Internal DAC & ADC voltage reference decoupling I/O
E6	VDDMIC	Supply	Microphone supply
E7	MICDET	Analog Input	Microphone button detection input
F1	VSSSPK	Ground	Class-D amplifier supply ground
F2	SPKOUTR-	Analog Output	Class-D amplifier Right Channel negative Output
F3	VDDSPK	Supply	Class-D amplifier supply
F4	HPL	Analog Output	Headphone left channel output
F6	VSSA	Ground	Analog Supply Ground
F7	VDDA	Supply	Analog Supply
G1	VDDSPK	Supply	Class-D amplifier supply
G2	SPKOUTL-	Supply	Class-D amplifier Left Channel negative Output
G3	VSSSPK	Ground	Class-D amplifier supply ground
G4	HPR	Analog Output	Headphone right channel output

G5	CPCA	Analog I/O	Charge Pump switching capacitor node A
G6	CPOUTP	Analog I/O	Charge Pump positive voltage
G7	VCCP1	Supply	Charge Pump Supply
H1	VSSSPK	Ground	Class-D amplifier supply ground
H2	SPKOUTL+	Analog Output	Class-D amplifier Left Channel positive Output
H3	VDDSPK	Supply	Class-D amplifier supply
H4	HPCOM	Analog Input	Headphone ground reference
H5	CPOUTN	Analog I/O	Charge Pump negative voltage
H6	CPCB	Analog I/O	Charge Pump switching capacitor node B
H7	VSSCP	Ground	Charge Pump Supply ground

Note: Analog I/O supply by VDDA, and Digital I/O supply is VDDDB. Pins A6,A7, C6, D5 are connected to VDDA

Electrical Characteristics

Conditions: Shutdown Mode $V_{DDA} = V_{ddb} = V_{DDC} = 1.8V$; $V_{DDSPK} = V_{DDMIC} = 4.2V$.

$R_L(\text{Loudspeaker}) = 8\Omega + 68\mu H$, $R_L(\text{Headphone}) = 32\Omega$, $f = 1\text{kHz}$, $MCLK = 12.288\text{MHz}$, unless otherwise specified. Limits apply for $T_A = 25^\circ\text{C}$

Symbol	Parameter	Conditions	Typical	Limit	Units (Limit)
ISD	Shutdown Current	V_{DDA}	0.2	1	μA
		V_{DDA} when $V_{DDC} = 1.2V$	18.2		
		V_{ddb}	0.2	1	
		V_{DDC}	2	10	
		V_{DDSPK}	0.2	1	
		V_{DDMIC}	0.2	1	
I_{DD}	Standby Mode	MCLK off, Jack Insertion IRQ enabled	5		μA
DAC Speaker Amplifier Output					
P_O	Output Power	DAC Input, $V_{DDSPK} = 4.2V$, $f = 1\text{kHz}$, 20kHz BW $R_L = 4\Omega$, THD+N = 1%	1.6		W
		$R_L = 8\Omega$, THD+N = 1%	.97		W
		$V_{DDSPK} = 5.0V$, $f = 1\text{kHz}$, 20kHz BW $R_L = 8\Omega$, THD+N = 1%	1.38		W
THD+N	Total Harmonic Distortion + Noise	$R_L = 8\Omega$, $f = 1\text{kHz}$, $P_O = 300\text{mW}$	0.013		%
SNR	Signal to Noise Ratio	$P_O = 1W$, $V_{DDSPK} = 4.2V$, DAC Input, $f = 1\text{kHz}$, A-Weighted	100		dB
PSRR	Power Supply Rejection Ratio	$f_{\text{RIPPLE}} = 217\text{Hz}$, $V_{\text{RIPPLE}} = 200\text{mV}_{PP}$ Input Referred, SPK_GAIN = 0dB DAC Input, DAC_Gain = 0dB, Ripple Applied to $V_{DDSPK} = 4.2V$	80		dB
η	Efficiency	$V_{DDSPK} = 4.2V$, at 1% THD, $R_L = 8\Omega$	86		%
X_{TALK}	Channel Crosstalk	Left Channel to Right Channel, $P_O = 500\text{mW}$, $f = 1\text{kHz}$	-100		dB
DAC Headphone Amplifier Output					
P_O	Output Power	Stereo $R_L = 32\Omega$, DAC Input, $CPV_{DD} = 1.8V$, $f = 1\text{kHz}$, 20kHz BW, THD+N = 1%	27		mW
P_c	Power consumption	MP3 Playback in Quiescent, $V_{DDC} = 1.2V$, $R_L = 32\text{ohm}$, $f_s = 44.1\text{KHz}$	6		mW
		MP3 Playback with 1mW/Channel, 1KHz Stereo Output, $V_{DDC} = 1.2V$, $R_L = 32\text{ohm}$, $f_s = 44.1\text{KHz}$	14.5		mW
THD+N	Total Harmonic Distortion + Noise	$R_L = 32\Omega$, $f = 1\text{kHz}$, $P_O = 20\text{mW}$	-77		dB
SNR	Signal to Noise Ratio	$V_{OUT} = 1V_{RMS}$, DAC Input, DAC_Gain = 0dB, HP_Gain = 0dB, Digital Zero Input, $f = 1\text{kHz}$, A-Weighted	103		dB
PSRR	Power Supply Rejection Ratio	$f_{\text{RIPPLE}} = 217\text{Hz}$, $V_{\text{RIPPLE}} = 200\text{mV}_{P-P}$ Input Referred, HP_GAIN = 0dB DAC Input, DAC_Gain = 0dB Ripple Applied to V_{DDA}	80		dB
V_{OS}	Output Offset Voltage	HP_Gain = 0dB, DAC_Gain = 0dB, DAC Input	± 0.25	± 1	mV
X_{TALK}	Channel Crosstalk	Left Channel to Right Channel, $P_O = 3\text{mW}$, $f = 1\text{kHz}$	-75		dB
	Loading Capacitance	External capacitance at HPL and HPR		<500	pF

Symbol	Parameter	Conditions	Typical	Limit	Units (Limit)
ADC					
THD+N	ADC Total Harmonic Distortion + Noise	MIC Input, MIC_GAIN = -3dB, VIN = 1Vrms, f = 1kHz, Fs = 48kHz	-85		dB
SNR	Signal to Noise Ratio	Reference = VOUT(0dBFS), A-Weighted, MIC Input, MIC Gain = 0dB, fs = 8kHz, Mono Differential Input	99		dB
		Reference = VOUT(0dBFS), A-Weighted, MIC Input, MIC Gain = 6dB, fs = 8kHz, Mono Differential Input	98		
		Reference = VOUT(0dBFS), A-Weighted, Stereo Input, Gain = 0dB, fs = 48kHz	100		dB
PSRR	Power Supply Rejection Ratio	V _{RIIPPLE} = 200mV _{PP} applied to V _{DDA} , f _{RIIPPLE} = 217Hz, Input Referred, MIC_GAIN = 0dB Differential Input	65		dB
FS _{ADC}	ADC Full Scale Input Level	V _{DDA} = 1.8V	1		V _{RMS}

Digital I/O

Parameter	Symbol	Comments/Conditions	Min	Max	Units
Input LOW level	V _{IL}	V _{DDB} = 1.8V		0.33*V _{DDB}	V
		V _{DDB} = 3.3V		0.37*V _{DDB}	
Input HIGH level	V _{IH}	V _{DDB} = 1.8V	0.67*V _{DDB}		V
		V _{DDB} = 3.3V	0.63*V _{DDB}		
Output HIGH level	V _{OH}	I _{Load} = 1mA, V _{DDB} = 1.8V		0.9*V _{DDB}	V
		V _{DDB} = 3.3V		0.95*V _{DDB}	
Output LOW level	V _{OL}	I _{Load} = 1mA, V _{DDB} = 1.8V		0.1*V _{DDB}	V
		V _{DDB} = 3.3V		0.05*V _{DDB}	

Recommended Operating Conditions

Condition	Symbol	Min	Typical	Max	Units
Digital Supply Range	V _{DDC}	1.1	1.2	1.98	V
Digital Supply Range for FLL operation and for Fs > 48KHz	V _{DDC}	1.61	1.8	1.98	V
Digital I/O Supply Range	V _{ddb}	1.6	1.8	3.6	V
Analog Supply Range	V _{DDA}	1.6	1.8	2.0	V
Headphone Supply Range	V _{DDA}	1.6	1.8	2.0	V
Loudspeaker Supply Range	V _{DDSPK}	2.5	4.2	5.0	V
Microphone Bias Supply Voltage	V _{DDMIC}	2.5	4.2	5.0	V
Temperature Range	T _A	-40		+85	°C

CAUTION: The following conditions needed to be followed for regular operation: V_{DDMIC} > V_{DDA} -1.2V; V_{ddb} > V_{DDC} - 0.6V.

Absolute Maximum Ratings

Parameter	Min	Max	Units
Digital Supply Range	-0.3	2.2	V
Digital I/O Supply Range	-0.3	6.0	V
Analog Supply Range	-0.3	2.2	V
Headphone Supply Range	-0.3	2.2	V
Loudspeaker Supply Range	-0.3	6.0	V
Microphone Bias Supply Voltage	-0.3	6.0	V
Voltage Input Digital Range	DGND - 0.3	V _{DD} + 0.3	V
Voltage Input Analog Range	AGND - 0.3	V _{DD} + 0.3	V
Junction Temperature, T _J	-40	+150	°C
Storage Temperature	-65	+150	°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods. Exposure to such conditions may adversely influence product reliability and result in failures not covered by warranty.

CAUTION: The following conditions need to be followed for maximum ratings: V_{DDMIC} > V_{DDA} -1.2V; V_{ddb} > V_{DDC} - 0.6V.

1 General Description

NAU88L24 is Nuvoton's generation of ultra-low power CODECs that have both analog and digital blocks operating at 1.8V and a digital core that is able to operate at 1.2V. This CODEC includes new DSP functions including DRC (Dynamic Range Compression), equalizer, notch filters, and high pass filters. The Loudspeaker and MIC bias supplies have also been upgraded to support higher voltages up to 5V.

1.1 Inputs

The NAU88L24 provides multiple analog inputs to acquire and process audio signals from microphones or other sources with high fidelity and flexibility. There is a left and right input path with four input pins each that can be used to capture signals from single-ended and differential sources. Each channel has a fully differential programmable gain amplifier (PGA), which can be configured to mix any combination of the four inputs. The outputs of the PGAs connect to the ADCs.

There are also four alternative digital microphone inputs that use the two stereo inputs MIC1+/- and MIC2+/- as DMCLK1/2 and DMDATA1/2, respectively. DMCLK outputs select between the stereo microphones depending on the phase of the clock that has a maximum frequency of 3.25MHz.

1.2 Outputs

NAU88L24 has two pairs of outputs: stereo Class D speaker outputs and ground-referenced Class G headphone outputs that are fed by two DACs. The stereo class D amplifier has a gain range from 0dB to 24dB, and the headphone amplifier has a gain range of -30dB to 6dB.

The Class D speaker amplifier is powered by a separate power supply VDDSPK, which can go up to 5V. This amplifier is capable of delivering up to 2.9W into a 4Ω load with a 5V supply.

The Class G headphone amplifier is powered by the charge pump output voltages CPOUTP and CPOUTN. When there is no loading the CPOUTP is equal to VDDA, and CPOUTN is equal to -VDDA.

1.3 ADC, DAC and Digital Signal Processing

The NAU88L24 has two independent high quality ADCs and DACs. These are high performance 24-bit sigma-delta converters, which are suitable for a very wide range of applications.

The ADCs and DACs have functions that individually support analog mixing and routing. The ADC and DAC blocks also support advanced digital signal processing subsystems that enable a very wide range of programmable signal conditioning and signal optimizing functions. All digital processing is done with 24-bit precision to minimize processing artifacts and maximize the audio dynamic range supported by the NAU88L24.

The ADCs and DACs can be enabled to support dynamic range compressors (DRC), high pass filters, and notch filters that are highly versatile. The DRC can be programmed to limit the maximum output level and/or boost a low output level. The high pass filters are intended for DC-blocking or low frequency noise reduction, such as reducing unwanted ambient noise or "wind noise" on a microphone input. The notch filter can also be programmed to greatly reduce a specific frequency band or frequency.

The digital signal processing subsystem also provides a 5-Band Equalizer that can be applied to either the ADC audio path or the DAC audio path, but not both simultaneously.

1.4 Digital Interfaces

Command and control of the device is accomplished by using a 2-wire serial control interface. This simple, but highly flexible interface is compatible with most commonly used command and control serial data protocols and host drivers.

The digital audio I/O data streams transfer separately from command and control using either I2S or PCM audio data protocols. When in PCM mode, the NAU88L24 can support time-division multiplexing (TDM) allowing for up to 4 concurrent PCM input and output channels.

These simple but highly flexible interface protocols are compatible with most commonly used serial data protocols, host drivers, and industry standard I2S and PCM devices.

2 Power Supply

This NAU88L24 has been designed to operate reliably using a wide range of power supply conditions and power-on/power-off sequences. However, because of existence of ESD protection diodes between the supplies, that will have impact on the application of the supplies. Because of these diodes, the following conditions need to be met:

VDDMIC > VDDA-1.2V and VDDDB > VDDC – 0.6V.

Application Notes:

- To reduce leakage, [GPIO_SEL_REG0X1A \[6\]](#) needs to set to 1'b.

2.1 Power on and off reset

The NAU88L24 includes a power on and off reset circuit on chip that resets the internal logic to its default state when the VDDA and VDDC supplies power up. This reset function will be automatically and internally generated when the power supplies are too low for reliable operation of the internal logic circuitry. VDDA and VDDC must drop below approximately 1.0Vdc and 0.55Vdc, respectively. Note that this is much lower than the required voltage for normal operation and the values here are mentioned only as general insight into the system design.

When VDDA and VDDC drop below their threshold values, the reset is held on until the power supplies return to a minimum voltage specified in the parameter table. Once these voltages are reached, the reset is held on for a minimum of 6 μ s and then it is released. At this point, the registers can be written to through the control interface. Note that it is recommended to write to register 0x00 twice upon power up. This will reset all registers to their default state.

An additional internal RC filter based circuit has been added to help the circuit respond to faster ramp rates ($\sim 10\mu$ s) and generate the desired reset period width ($\geq 6\mu$ s). This filter is also used to eliminate any supply glitches (typically 50ns) that could cause a false reset condition.

Application Notes:

- VDDA ramp up time for a guaranteed power on reset needs to be less than 50msec. The VDDA ramp down time for a guaranteed power off reset needs to be less than 125msec. If the ramp down rate is too slow (no pull down), then we can enable the minimum VREF impedance by [BIAS_ADJ.VMIDSEL_REG0X66\[5:4\]=11](#) with [BIAS_ADJ.VMIDEN_REG0X66\[6\]=1](#), before shutdown in order to discharge VDDA quickly.

3 Input Path Detailed Descriptions

The NAU88L24 provides multiple inputs to acquire and process audio signals from microphones or other sources with high fidelity and flexibility. There is a left and right input path with four input pins each, which can be used to capture signals from single-ended and differential sources. Each channel has a fully differential programmable gain amplifier (PGA), which can be configured to mix any combination of the four inputs. The outputs of the PGAs are then fed into the ADCs.

All inputs are maintained at a DC bias of approximately $\frac{1}{2}$ of the VDDA supply voltage. Connections to these inputs should be AC-coupled by means of DC blocking capacitors suitable for the device application.

The NAU88L24 features two low-noise and differential microphone input pairs that are connected to a PGA gain stage. This differential input structure is essential in noisy digital systems where amplification of low-amplitude analog signals is necessary such as in portable digital media devices and cell phones.

Differential inputs are very useful to reduce ground noise in systems in which there are ground voltage differs between different chips and other components. When properly implemented, the differential input architecture offers an improved power-supply rejection ratio (PSRR) and higher ground noise immunity.

3.1 Analog Microphone Inputs

The NAU88L24 Analog microphone inputs can be setup in five different configurations:

- Two differential analog microphones: MIC1+/MIC1- and MIC2+/MIC2-.
- One pair of stereo analog microphones: MIC1 $\pm$ and MIC2 $\pm$.
- Four single ended analog microphones: MIC1+, MIC1-, MIC2+, and MIC2-.
- One differential head set microphone (HSMIC+/HSMIC-), one MONO input or single-ended AUX_L, plus two differential analog microphones.
- Two single-ended head set microphones: HSMIC+ and HSMIC-.

The analog microphone inputs are followed by different attenuation stages before they are routed to the variable PGA (Programmable Gain Amplifier) stage. The analog microphone inputs MIC1 $\pm$ and MIC2 $\pm$ are routed through a 0dB or -6dB attenuation stage dependent on [PGA_GAIN.M6DBL_REG0X67\[8\]](#) and [PGA_GAIN.M6DBR_REG0X67\[0\]](#), respectively. The rest of the inputs are routed through a variable attenuation stage with a range from -46.5dB to 0dB dependent on [FEPGA_ATTENUATION.FEPGA_ATTNR_REG0X7A\[12:8\]](#) and [FEPGA_ATTNL.FEPGA_ATTNL_REG0X7A\[4:0\]](#). By default, both types of inputs are attenuated by 0dB.

After the attenuation stage, the inputs are routed through switches that can be set depending on application requirements. Once the signal is through the switches, all input configurations are routed through an input mixer and then to a programmable gain amplifier (PGA) that ranges from 0dB to 36dB in 2dB steps. This amplifier can be set using **FEPGA_II.FEPGA_GAINR REG0X78[9:5]** and **FEPGA_II.FEPGA_GAINL REG0X78[4:0]**.

Application Notes:

- Each input has an input impedance of about 12kΩ.
- If the application has single ended MIC inputs, then the inputs can be tied off to VREF as single ended inputs. **FEPGA_SE.FEPGASEL REG0X79[3:0]** and **FEPGA_SE.FEPGASER REG0X79[11:8]** are to set left and right channel, respectively.
- When using single ended inputs, they should be AC coupled to ground to have better common-mode noise rejection.
- If the application has large decoupling capacitors on the inputs, there is an option to pre-charge the capacitors to minimized pops and clicks during startup. Please see register **FEPGA_II.ADC_CTRL REG0X78[15:10]** for more details.
- Both MIC and Line inputs can be used simultaneously.




Figure 1: Microphone Input Block Diagram with Registers

3.1.1 VREF

The NAU88L24 includes a mid-supply, reference circuit that produces voltage close to $VDDA/2$ that is decoupled to VSS through the $VREF$ pin by means of an external bypass capacitor. Because $VREF$ is used as

a reference voltage for the majority of the NAU88L24, a large capacitance is required to achieve good power supply rejection at low frequency, typically 4.7 μ F is used.

VREF voltage can be enabled by setting **BIAS_ADJ.VMIDEN REG0X66[6]** and the output impedance can be set using **BIAS_ADJ.VMIDSEL REG0X66[5:4]**.

Application Notes:

- Larger capacitances can be used but it will increase the rise time of VREF and delay the line output signal. However, a pre-charge circuit has been included to help reduce the rise time.
- Due to the high impedance of the VREF pin, it is important to use a low leakage capacitor.
- A pre-charge circuit has been implemented to reduce the VREF rise time. Once charged, this can be disabled using **BOOST.PVDMFST REG0X76[13]** to save power or prevent rapid changes in level due to fluctuations in VDDA.

VMIDSEL	VREF Resistor Selection	VREF Impedance
00	Open, no resistor selected	Open, no impedance installed
01	50kOhm	25kOhm
10	250kOhm	125kOhm
11	5kOhm	2.5kOhm

Table 1: VREF Impedance Selection




Figure 2: VREF Circuitry

3.1.2 MIC Bias

The NAU88L24 provides one MIC bias pin, which can be used to power electret and digital microphones. This pin can be enabled by using **MIC_BIAS.POWERUP REG0X74[8]** and the level can be set by using **MIC_BIAS.MICBIASLVL1 REG0X74[2:0]**.

Application Notes:

- It is recommended that the microphones do not draw more than 4mA from the MICBIAS pin
- Low noise or low power mode can be enabled by setting **MIC_BIAS.LOWNOISE REG0X74[10]** to 1 or 0, respectively.
- There is an internal tie-off option that can save the need to install an external resistor for connecting the microphones. This can be enabled using **MIC_BIAS.INT2KB REG0X74[14]**.
- If MICBIAS is used to power digital microphones, **MIC_BIAS.MICBIASLVL1 REG0X74[2:0]** set to 000 (VDDA) and the capacitor can be 100nF or 200nF. But then MICBIAS can only be used in low power mode. If MICBIAS is used to power analog microphones, it is possible to omit the capacitor, but then the **MIC_BIAS.NOCAP REG0X74[6]** bit has to be set high to ensure stability. If a capacitor is used, **MIC_BIAS.NOCAP REG0X74[6]** has to be low to ensure stability. In this case a capacitor value of 1 μ F to 4.7 μ F can be used.

3.2 Digital MIC Inputs

In addition to analog inputs, the NAU88L24 is setup to handle up to four digital MIC inputs using the DMCLK1/2 and DMDATA1/2 pins that are multiplexed with the MIC1/2+ and MIC1/2- pins, respectively. Both DMDATA inputs are able to handle two digital microphones by selecting them alternately for each half of the clock cycle.

Application Notes:

- The clock phase for the selection of the digital MIC is configurable using [ENA_CTRL.DMIC_LCH_EDGE_ADC_CH01 REG0X01\[14\]](#) and [ENA_CTRL.DMIC_LCH_EDGE_ADC_CH23 REG0X01\[15\]](#).
- The DMCLK rate can be selected using [CLK_DIVIDER.CLK_DMIC_SRC REG0X03\[12:10\]](#).
- Both digital MIC inputs can be used simultaneously. However, both digital MIC and analog MIC inputs cannot.

3.3 Line Inputs

In addition to the MIC inputs, the right and left ADC channels can be setup to accept line inputs in the following configurations:

- One pair of single ended stereo AUX inputs: AUX_L/AUX_R
- Two single ended MONO inputs: MONO+ and MONO-
- One differential MONO input: MONO±

The single ended operation and pre-charge option described in the analog MIC input section are also available for line inputs because they follow similar data paths to the MIC inputs. Exclusively AUX_R, the line inputs are routed through a variable attenuation stage with a range from -46.5dB to 0dB dependent on [FEPGA_ATTENUATION.FEPGA_ATTNR REG0X7A\[12:8\]](#) and [FEPGA_ATTENUATION.FEPGA_ATTNL REG0X7A\[4:0\]](#). By default, both channels are attenuated by 0dB.

Application Notes:

- Both Line and analog MIC inputs can be used simultaneously
- AUX shared with analog MIC inputs, its attenuation is -6dB or 0dB.

3.4 Programmable Gain Amplifier (PGA)

Each input channel (Left and Right) has a dedicated fully differential PGA amplifier used for signal conditioning before it is fed into the ADC. Both PGAs can be individually enabled or disabled using [POWER_UP_CONTROL.PUPR REG0X7F\[13\]](#) and [POWER_UP_CONTROL.PUPL REG0X7F\[12\]](#) and are controlled using [FEPGA.FEPGA_MODER REG0X77\[7:4\]](#) and [FEPGA.FEPGA_MODEL REG0X77\[3:0\]](#).

Application Notes:

- The PGA can accept either differential or single ended input configurations.
- The gain for the Right and Left PGA can be set using [FEPGA_II.FEPGA_GAINR REG0X78\[9:5\]](#) and [FEPGA_II.FEPGA_GAINL REG0X78\[4:0\]](#), respectively.
- The PGA can be set into a Low or High power mode using [BIAS_ADJ.BIASADJ REG0X66\[1:0\]](#).
- Both MIC and Line inputs can be connected to the PGA simultaneously.

4 ADC Digital Block




Figure 3: ADC Digital Path

The ADC digital block takes the output of the 24-bit Analog-to-Digital converter and performs signal processing aimed at producing a high quality audio sample stream to the audio path digital interface. The figure above shows the various steps associated with the ADC digital path. This block can be enabled for channels 0 through 3 by using [ENA_CTRL.ADC_CH\(3/2/1/0\)_EN REG0X01\[3:0\]](#).

Oversampling is used to improve noise and distortion performance; however this does not affect the final audio sample rate. [ADC_FILTER_CTRL.ADC_RATE REG0X24\[1:0\]](#) can be used to set the ADC OSR and [ADC_FILTER_CTRL.SMPL_RATE REG0X24\[7:5\]](#) should be set to the value closest to the actual sample rate.

The polarity of either ADC output signal can be changed independently on either ADC logic output as a feature sometimes useful in management of the audio phase. This feature can help minimize any audio processing that may be otherwise required as the data is passed to other stages in the system.

Application Notes:

- The definitions for channel 0 through 3 can be seen below in the table below. Also note that for channel 0/1, each channel can only be used in either Analog mode or Digital mode, not both at the same time.
- The ADC coding scheme is in twos complement format.
- The full-scale input level is proportional to VDDA. For example, with a 1.8V supply voltage, the full-scale level is 1.0V_{RMS}.
- Four PDM microphones can be enabled using [ENA_CTRL.ADC_CH\(3/2/1/0\)_DMIC_MODE REG0X01\[9:6\]](#) for ADC channel 3 through 0, respectively.
- The polarity of the four digital microphones can be set using [ENA_CTRL.DMIC_LCH_EDGE_ADC_CH\(23/01\) REG0X01\[15:14\]](#). This can help minimize any unnecessary audio processing as data is passed to other stages in the system.
- ADC path connects with DAC path by setting [PORT0_I2S_PCM_CTRL_1.ADDAP REG0X1C\[7\]=1](#)
- ADCL out and ADCR out has one sample time difference

CH	Analog Inputs	Digital Inputs
0	MIC1±/AUX_L/MONO+	Digital MIC 0 (DMCLK1/DMDATA1)
1	MIC2±/AUX_R/MONO-/HSMIC±	Digital MIC 1 (DMCLK1/DMDATA1)
2		Digital MIC 2 (DMCLK2/DMDATA2)
3		Digital MIC 3 (DMCLK2/DMDATA2)

Table 2: ADC Channel Input Definitions

4.1 ADC Dynamic Range Compressor (DRC)

The NAU88L24 includes DRCs for the four channels in the ADC. However, to control the DRC, the four channels have been paired and denoted as CH01 or CH23 in the register map for channel 0/1 and channel 2/3, respectively. Similarly, the DAC left and right audio channel controls have been paired.

The DRC function consists of level estimation and static curve control.

4.1.1 Level Estimation

The NAU88L24 uses Peak level estimation that depends on the attack and decay time setting. The attack times settings are grouped to channel 0/1 and 2/3 and can be set by using

[DRC_ATKDCY_ADC_CH01.DRC_PK_COEF1_ADC_CH01 REG0X3B\[15:12\]](#) and [DRC_ATKDCY_ADC_CH23.DRC_PK_COEF1_ADC_CH23 REG0X3F\[15:12\]](#), respectively. The decay times are similarly set using [DRC_ATKDCY_ADC_CH01.DRC_PK_COEF2_ADC_CH01 REG0X3B\[11:8\]](#) and [DRC_ATKDCY_ADC_CH23.DRC_PK_COEF2_ADC_CH23 REG0X3F\[11:8\]](#), respectively.

Bits	DRC_PK_COEF1_ADC_CH##	DRC_PK_COEF2_ADC_CH##
0000	Ts	63*Ts
0001	3*Ts	127*Ts
0010	7*Ts	255*Ts
0011	15*Ts	511*Ts
0100	31*Ts	1023*Ts
0101	63*Ts	2047*Ts
0110	127*Ts	4095*Ts
0111	255*Ts	8191*Ts

Table 3: ADC Level Estimation Attack and Decay Time Register Settings

Application Notes:

- Time constant Ts shown in the register map is the sampling time given by 1/(Sampling Frequency)

4.1.2 Static Curve

The DRC static curve supports five programmable sections and can be enabled by using

[DRC_KNEE_IP12_ADC_CH01.DRC_ENA_ADC_CH01 REG0X38\[15\]](#) and [DRC_KNEE_IP12_ADC_CH23.DRC_ENA_ADC_CH23 REG0X3C\[15\]](#) for channel 0/1 and 2/3, respectively. The figure below shows the five programmable sections.




Figure 4: DRC Static Characteristics

Each of the sections labeled NG, EXP, CMP2, CMP1, and LMT are controlled by setting the slope and knee point values in the registers. The table below provides the corresponding registers and their locations.

Static Curve Section	CH	Slope	Knee Point
LMT	0/1	<u>DRC SLOPE ADC CH01.DRC LMT SLP</u> <u>ADC CH01 REG0X3A[2:0]</u>	
	2/3	<u>DRC SLOPE ADC CH23.DRC LMT SLP</u> <u>ADC CH23 REG0X3E[2:0]</u>	
CMP1	0/1	<u>DRC SLOPE ADC CH01.DRC CMP1 SLP</u> <u>ADC CH01 REG0X3A[5:3]</u>	<u>DRC KNEE IP12 ADC CH01.DRC KNEE1</u> <u>IP ADC CH01 REG0X38[4:0]</u>
	2/3	<u>DRC SLOPE ADC CH23.DRC CMP1 SLP</u> <u>ADC CH23 REG0X3E[5:3]</u>	<u>DRC KNEE IP12 ADC CH23.DRC KNEE1</u> <u>IP ADC CH23 REG0X3C[4:0]</u>
CMP2	0/1	<u>DRC SLOPE ADC CH01.DRC CMP2 SLP</u> <u>ADC CH01 REG0X3A[8:6]</u>	<u>DRC KNEE IP12 ADC CH01.DRC KNEE2</u> <u>IP ADC CH01 REG0X38[13:8]</u>
	2/3	<u>DRC SLOPE ADC CH23.DRC CMP2 SLP</u> <u>ADC CH23 REG0X3E[8:6]</u>	<u>DRC KNEE IP12 ADC CH23.DRC KNEE2</u> <u>IP ADC CH23 REG0X3C[13:8]</u>
EXP	0/1	<u>DRC SLOPE ADC CH01.DRC EXP SLP</u> <u>ADC01 REG0X3A[10:9]</u>	<u>DRC KNEE IP34 ADC CH01.DRC KNEE3</u> <u>IP ADC CH01 REG0X39[5:0]</u>
	2/3	<u>DRC SLOPE ADC CH23.DRC EXP SLP</u> <u>ADC23 REG0X3E[10:9]</u>	<u>DRC KNEE IP34 ADC CH23.DRC KNEE3</u> <u>IP ADC CH23 REG0X3D[5:0]</u>
NG	0/1	<u>DRC SLOPE ADC CH01.DRC NG SLP A</u> <u>DC01 REG0X3A[13:12]</u>	<u>DRC KNEE IP34 ADC CH01.DRC KNEE4</u> <u>IP ADC CH01 REG0X39[13:8]</u>
	2/3	<u>DRC SLOPE ADC CH23.DRC NG SLP A</u> <u>DC23 REG0X3E[13:12]</u>	<u>DRC KNEE IP34 ADC CH23.DRC KNEE4</u> <u>IP ADC CH23 REG0X3D[13:8]</u>

Table 4: ADC DRC Static Curve control registers

The output Y values can be determined based on the slopes and knee points selected. Y1 is always equal to Knee 1, as an initial and default condition.

$$Y1 = \text{Knee 1}$$

$$Y0 = Y1 - (\text{Knee 1}) * (\text{LMT Slope})$$

$$Y2 = (\text{Knee 2} - \text{Knee 1}) * (\text{CMP1 Slope}) + Y1$$

$$Y3 = (\text{Knee 3} - \text{Knee 2}) * (\text{CMP2 Slope}) + Y2$$

$$Y4 = (\text{Knee 4} - \text{Knee 3}) * (\text{EXP Slope}) + Y3$$

Application Notes:

- The Y axis distance adjusting along curve cannot exceed 36dB.
- Smooth Knee filter function can be enabled by using DRC KNEE IP12 ADC CH01.DRC SMTH ENA ADC CH01 REG0X38[7] and DRC KNEE IP12 ADC CH23.DRC SMTH ENA ADC CH23 REG0X3C[7] for channel 0/1 and 2/3, respectively.
- The gain values can also be individually read in decimal by using DRC GAINL ADC0 REG0X40, DRC GAINL ADC1 REG0X41, DRC GAINL ADC2 REG0X42, and DRC GAINL ADC3 REG0X43 for channel 0 through 3, respectively. [15:10] represents integer, and [9:0] represents fraction.
- The attack time can be set using DRC ATKDCY ADC CH01.DRC ATK ADC CH01 REG0X3B[7:4] and DRC ATKDCY ADC CH23.DRC ATK ADC CH23 REG0X3F[7:4] for channel 0/1 and 2/3, respectively.
- The decay time can be set using DRC ATKDCY ADC CH01.DRC DCY ADC CH01 REG0X3B[3:0] and DRC ATKDCY ADC CH23.DRC DCY ADC CH23 REG0X3F[3:0] for channel 0/1 and 2/3, respectively.

Bits	DRC ATK ADC CH##	DRC DCY ADC CH##
0000	Ts	63*Ts
0001	3*Ts	127*Ts
0010	7*Ts	255*Ts
0011	15*Ts	511*Ts
0100	31*Ts	1023*Ts
0101	63*Ts	2047*Ts
0110	127*Ts	4905*Ts
0111	255*Ts	8191*Ts
1000	511*Ts	16383*Ts
1001	1023*Ts	32757*Ts
1010	2047*Ts	65535*Ts
1011	4095*Ts	
1100	8191*Ts	

Table 5: ADC Attack and Decay Time Register Settings

4.2 ADC Digital Volume Control

The digital volume control feature allows you to adjust the effective audio volume coming from each ADC using a two-stage volume control. This allows the gain to be adjusted from -128dB to +50dB. Also included is a mute value that will reduce the ADC output to 0. To adjust the channel volume controls, use

ADC CH0 DGAIN CTRL.DGAIN ADC CH0 REG0X2D[8:0], ADC CH1 DGAIN CTRL.DGAIN ADC CH0 REG0X2E[8:0], ADC CH2 DGAIN CTRL.DGAIN ADC CH0 REG0X2F[8:0], and ADC CH3 DGAIN CTRL.DGAIN ADC CH3 REG0X30[8:0] for channel 0 through 3, respectively.

4.3 ADC Programmable High Pass Filter

Each input ADC has its own HPF that can function in a default Audio mode or an Application Specific mode. In Audio mode, the filter functions as a simple first order DC blocking filter with a cutoff frequency of 3.7Hz. In the Application specific mode, the filter functions as a second order audio filter with a programmable cutoff frequency. To enable the HPF, use ADC HPF FILTER.HPFEN ADC CH01 REG0X23[4] and ADC HPF FILTER.HPFEN ADC CH23 REG0X23[12] for channel 0/1 and 2/3, respectively.

Application Notes:

- To set the cutoff frequency for the application mode use ADC HPF FILTER.HPFCUT ADC CH01 REG0X23[2:0] for channel 0/1 and ADC HPF FILTER.HPFCUT ADC CH23 REG0X23[10:8] for channel 2/3.
- The cutoff frequency for the HPF is scaled depending on the sampling frequency. Use the table below to determine the appropriate cutoff frequency.
- To enable the application specific mode, use register ADC HPF FILTER.HPFAM ADC CH01 REG0X23[3] for the channel 0/1 ADC and ADC HPF FILTER.HPFAM ADC CH23 REG0X23[11] for the channel 2/3 ADC.

HPFCUT_ADC _CH##	ADC FILTER CTRL.SMPL RATE REG0X23[7:5]					
	8 kHz	12 kHz	16 kHz	24 kHz	32 kHz	48kHz
000	82	122	82	122	82	122
001	102	153	102	153	102	153
010	131	156	131	156	131	156
011	163	245	163	245	163	245
100	204	306	204	306	204	306
101	261	392	261	392	261	392
110	327	490	327	490	327	490
111	408	612	408	612	408	612

Table 6: High Pass Filter Cut-off Frequencies in Hz

4.4 Programmable Notch Filter

In addition to the HPF filter described in section 4.3, channel 0 and 1 have an optional notch filter available in the ADC digital block. To enable this function, use **NOTCH_FILTER 1.NFEN REG0X27[14]** and to set the notch characteristics, use **NOTCH_FILTER 1.NFA0 REG0X27[13:0]** and **NOTCH_FILTER 2.NFA1 REG0X28[13:0]** according the table below.

Application Notes:

- The filter operation and settings are the same for both ADCs.
- NOTCH_FILTER 2.NOTCH_DLY_DIS REG0X28[14]** is an optional delay function to stabilize the signal path and reduce “ping” noise.
- It is possible to update A0 and A1 filter coefficients simultaneously by enabling **NOTCH_FILTER 1.NFU1 REG0X27[15]** and **NOTCH_FILTER 2.NFU2 REG0X28[15]**. By setting these bits to 1, any values in the A0 and A1 register positions are used. However, by setting the update bits to 0, any values entered into A0 and A1 are stored until the update bits are activated.

A ₀	A ₁	Notation	Register Value (DEC)
$1 - \tan \frac{2\pi f_b}{2f_s}$	$-(1 + A_0) \times \cos \frac{2\pi f_c}{f_s}$	f_c = center frequency (Hz) f_b = -3dB bandwidth (Hz) f_s = sample frequency (Hz)	NFCA0 = $-A_0 \times 2^{13}$ NFCA1 = $-A_1 \times 2^{12}$ Note: Values are rounded to the nearest whole number and converted to 2's complement
$1 + \tan \frac{2\pi f_b}{2f_s}$			

Table 7: Notch Filter Coefficient Equations

4.5 ADC Path Digital Mixer

The NAU88L24 implements a channel based digital mixer for ADC output that can select between input channels and I2S channels to mix for the four ADC channel outputs. The figure below shows a block diagram of how the mixer works along with the related registers.




Figure 5: ADC Digital Mixer Block Diagram

Each of the register commands in the figure above can be found in [ADC_CH0_DGAIN_CTRL_REG0X2D](#) through [ADC_CH3_DGAIN_CTRL_REG0X30](#) for ADC channels 0 through 3, respectively.

CH	Register	Input Channel Select [10:9]	Input Channel Gain [8:0]	I2S Channel Select [11]	I2S Channel Gain [15:12]
0	ADC_CH0_DGAIN_CTRL_REG0X2D	ADC_CH0_SEL	DGAIN_ADC_C_H0	DACTOADC_CH0_SEL	DACTOADC_ATTU_C_H0
1	ADC_CH1_DGAIN_CTRL_REG0X2E	ADC_CH1_SEL	DGAIN_ADC_C_H1	DACTOADC_CH1_SEL	DACTOADC_ATTU_C_H1
2	ADC_CH2_DGAIN_CTRL_REG0X2F	ADC_CH2_SEL	DGAIN_ADC_C_H2	DACTOADC_CH2_SEL	DACTOADC_ATTU_C_H2
3	ADC_CH3_DGAIN_CTRL_REG0X30	ADC_CH3_SEL	DGAIN_ADC_C_H3	DACTOADC_CH3_SEL	DACTOADC_ATTU_C_H3

Table 8: ADC Digital Mixer Control Registers

Application Notes:

- [DACTOADC_ATTU_CH#](#) can be used to mute the I2S channel selected so it doesn't mix with the selected input channel.

4.6 5-Band Equalizer

The NAU88L24 includes a 5-band graphic equalizer with low distortion and noise, and wide dynamic range that applies to both channels simultaneously. This function can be enabled with [EQ1_LOW.EQON_REG0X29\[9\]](#).

The characteristics of the 5-band equalizer are determined by the cutoff/center frequency, bandwidth, and gain settings. The table below shows the associated registers for each band.

Band	Cutoff/Center Frequency Select	Bandwidth Select	Gain Select
1 (80Hz – 175Hz)	EQ1_LOW.EQ1C_REG0X29[6:5]	EQ1_LOW.EQ1BW_REG0X29[7]	EQ1_LOW.EQ1G_REG0X29[4:0]
2 (230Hz – 500Hz)	EQ2_EQ3.EQ2C_REG0X2A[6:5]	EQ2_EQ3.EQ2BW_REG0X2A[7]	EQ2_EQ3.EQ2G_REG0X2A[4:0]
3 (650Hz – 1.4kHz)	EQ2_EQ3.EQ3C_REG0X2A[14:13]	EQ2_EQ3.EQ3BW_REG0X2A[15]	EQ2_EQ3.EQ3G_REG0X2A[12:8]
4 (1.8kHz – 4.1kHz)	EQ4_EQ5.EQ4C_REG0X2B[6:5]	EQ4_EQ5.EQ4BW_REG0X2B[7]	EQ4_EQ5.EQ4G_REG0X2B[4:0]

5 (5.3kHz – 11.7kHz)	EQ4 EQ5.EQ5C REG0X2B[14:13]	EQ4 EQ5.EQ5BW REG0X2B[15]	EQ4 EQ5.EQ5G REG0X2B[12:8]
----------------------	---	---	--

Table 9: 5-Band Equalizer Setting Registers

Register Value	Equalizer Band Cutoff/Center frequency				
	EQ1C(High Pass)	EQ2C(Band Pass)	EQ3C (Band Pass)	EQ4C (Band Pass)	EQ5C (Low Pass)
00	80Hz	230Hz	650Hz	1.8kHz	5.3kHz
01	105Hz	300Hz	850Hz	2.4kHz	6.9kHz
10	135Hz	385Hz	1.1kHz	3.2kHz	9.0kHz
11	175Hz	500Hz	1.4kHz	4.1kHz	11.7kHz

Table 10: Equalizer Center/Cutoff Frequency Settings

Register Value	Gain
00000	+12db
00001	+11dB
Increments -1dB per step	
10111	-11dB
11000	-12dB

Table 11: Equalizer Gain Settings

Application Notes:

- This function can be setup to support either the ADC path or the DAC path but not both simultaneously. [EQ1 LOW.EQMODE REG0X29\[8\]](#) uses to select for ADC when it is 0, and uses for DAC when it is 1.
- Each band can adjust the gain by ± 12 dB

4.7 Companding

Companding is used in digital communication systems to optimize signal-to-noise ratios with reduced data bit rates using non-linear algorithms. The NAU88L24 supports the two main telecommunications companding standards on both transmit and receive sides: A-law and μ -law. The A-law algorithm is primarily used in European communication systems and the μ -law algorithm is primarily used by North America, Japan, and Australia. For more information, see section 5.6 [COMPANDING](#).

4.8 Additional ADC Application Notes

- [CLK GATING ENA.CLK ADC PL REG0X02\[8\]](#) sets the ADC clock polarity.
- [CLK GATING ENA.CLK GAIN EN REG0X02\[5\]](#) enables clock gating for gain control.
- [CLK GATING ENA.CLK EQ EN REG0X02\[2\]](#) enables clock gating for the equalizer.
- [CLK DIVIDER.CLK ADC SRC REG0X03\[7:6\]](#) can reduce the clock speed.
- [TDM CTRL.ADC TXEN REG0X20\[3:0\]](#) allows ADC channels 0 through 3 to output on the I2S interface.
- [ADC FILTER CTRL.ADC ZC EN REG0X24\[15\]](#) enables zero crossing when changing the ADC volume.
- It is recommended to set [DAC FILTER CTRL 1.FILT SYNC REG0X25\[13\]](#) = 1 to set the filter reference start point based on the LRC.
- ADC path connects with DAC path by setting [PORT0 I2S PCM CTRL 1.ADDAP REG0X1C\[7\]](#)=1
- It is recommended to match [ADC FILTER CTRL.ADC RATE REG0X24\[1:0\]](#) with [CLK DIVIDER.CLK ADC SRC REG0X03\[7:6\]](#) according to the table below.

ADC RATE	CLK ADC SRC
00 (OSR=32)	11(CODEC 1/8)
01(OSR=64)	10(CODEC1/4)
10(OSR=128)	01(CODEC 1/2)
11(OSR=256)	00(CODEC CLK)

Table 12: ADC_RATE and CLK_ADC_SRC Pairs

5 DAC Digital Block




Figure 6: DAC Digital Path

The DAC digital block uses 24-bit signal processing to generate analog audio with a 16-bit digital sample stream input. This block consists of a sigma-delta modulator, digital decimator/filter, optional 5-band graphic equalizer, and a DRC. These two DAC channels are enabled by [ENA_CTRL.DAC_CH0_EN REG0X01\[4\]](#) and [ENA_CTRL.DAC_CH1_EN REG0X01\[5\]](#).

Application Notes:

- The DAC coding scheme is in twos complement format.
- The full-scale input level is proportional to VDDA. For example, with a 1.8V supply voltage, the full-scale level is 1.0V_{RMS}.
- The oversampling rate of the DAC can be changed up to 256x for improved audio performance at higher power consumption using [DAC_FILTER_CTRL_1.DAC_RATE REG0X25\[2:0\]](#).
- The DAC output signal polarity can be changed using [DAC_FILTER_CTRL_2.DACPL REG0X26\[3\]](#). This can help minimize any audio processing that may be required as the data is passed from other stages of the system.
- DAC input source from ADC by setting [PORT0_I2S_PCM_CTRL_1.ADDAP REG0X1C\[7\]=1](#)

5.1 DAC Dynamic Range Control (DRC)

The DAC DRC functions in the same way as the ADC DRC explained in Section 4.1. However, different control registers are used.

5.1.1 Level Estimation

To set the attack and decay times for the peak level estimation, use [DRC_ATKDCY_DAC.DRC_PK_COEF1_DAC REG0X48\[15:12\]](#) and [DRC_ATKDCY_DAC.DRC_PK_COEF2_DAC REG0X48\[11:8\]](#), respectively.

Bits	DRC_PK_COEF1_DAC	DRC_PK_COEF2_DAC
0000	Ts	63*Ts
0001	3*Ts	127*Ts
0010	7*Ts	255*Ts
0011	15*Ts	511*Ts
0100	31*Ts	1023*Ts
0101	63*Ts	2047*Ts
0110	127*Ts	4095*Ts
0111	255*Ts	8191*Ts

Table 13: DAC Level Estimation Attack and Decay Time Register Settings

Application Notes:

- Time constant Ts shown in the register map is the sampling time given by 1/(Sampling Frequency)

5.1.2 Static Curve

The DRC static curve supports five programmable sections and can be enabled by using [DRC_KNEE_IP12_DAC.DRC_ENA_DAC REG0X45\[15\]](#). Figure 4 in section 4.1.2 shows the five programmable sections and the table below shows the related control registers.

Static Curve Section	Slope	Knee Point
LMT	DRC_SLOPE_DAC.DRC_LMT_SLP_DAC REG0X47[2:0]	
CMP1	DRC_SLOPE_DAC.DRC_CMP1_SLP_DAC REG0X47[5:3]	DRC_KNEE_IP12_DAC.DRC_KNEE1_IP_DAC REG0X45[13:8]

CMP2	DRC SLOPE DAC.DRC CMP2 SLP DAC REG0X47[8:6]	DRC KNEE IP12 DAC.DRC KNEE2 IP DAC REG0X45[4:0]
EXP	DRC SLOPE DAC.DRC EXP SLP DAC REG0X47[10:9]	DRC KNEE IP34 DAC.DRC KNEE3 IP DAC REG0X46[13:8]
NG	DRC SLOPE DAC.DRC NG SLP DAC REG0X47[13:12]	DRC KNEE IP34 DAC.DRC KNEE4 IP DAC REG0X46[5:0]

Table 14: DAC DRC Static Curve Control Registers

Application Notes:

- Smooth Knee function can be enabled by using [DRC KNEE IP12 DAC.DRC SMTH ENA DAC REG0X45\[7\]](#).
- The gain values can be individually read by using [DRC GAIN DAC CH0.DRC GAIN DAC CH0 REG0X49\[15:0\]](#) and [DRC GAIN DAC CH1.DRC GAIN DAC CH1 REG0X4A\[15:0\]](#) for DAC channel 0 and 1, respectively. The 16 bits represent decimal values; [15:10] represents integer, and [9:0] represents fraction.
- The attack time can be set using [DRC ATKDCY DAC.DRC ATK DAC REG0X48\[7:4\]](#).
- The decay time can be set using [DRC ATKDCY DAC.DRC DCY DAC REG0X48\[3:0\]](#).
- DRC needs to be carefully used combination with cross talk function because DRC is the last blocks in the path after mixer. Small cross-talk signal might be filtered out by DRC

Bits	DRC ATK DAC	DRC DCY DAC
0000	Ts	63*Ts
0001	3*Ts	127*Ts
0010	7*Ts	255*Ts
0011	15*Ts	511*Ts
0100	31*Ts	1023*Ts
0101	63*Ts	2047*Ts
0110	127*Ts	4095*Ts
0111	255*Ts	8191*Ts
1000	511*Ts	16383*Ts
1001	1023*Ts	32757*Ts
1010	2047*Ts	65535*Ts
1011	4095*Ts	
1100	8191*Ts	

Table 15: DAC Static Curve Attack and Delay Time Register Settings

5.2 DAC Digital Volume Control

The digital volume control feature allows you to adjust the effective audio volume coming from the DAC using a volume control. This allows the gain to be adjusted from -128dB to +50dB with .5dB/step. Also included is a mute value that will reduce the DAC output to 0. To adjust the channel volume controls, use

[DAC CH0 DGAIN CTRL.DGAIN CH0 DAC REG0X32\[8:0\]](#),
[DAC CH1 DGAIN CTRL.DGAIN CH1 DAC REG0X33\[8:0\]](#).

Application Notes:

- Channel 0 gain can be increased an additional 0-24dB using the Class D amplifier control registers [CLASSD GAIN 1.CLASSDGAIN1L REG0X6D\[4:0\]](#) and [CLASSD GAIN 1.CLASSDGAIN2L REG0X6E\[4:0\]](#).
- Channel 1 gain can be increased an additional 0-24dB using the Class D amplifier control registers [CLASSD GAIN 2.CLASSDGAIN1R REG0X6D\[12:8\]](#) and [CLASSD GAIN 2.CLASSDGAIN2R REG0X6E\[12:8\]](#).

5.3 DAC Soft Mute

The soft mute function ramps the DAC digital volume down to zero when enabled by

[DAC MUTE CTRL.SMUTE EN REG0X31\[13\]](#). When disabled, the volume increases to the register specified volume level for each channel. This feature provides a tool that is useful for using the DAC without introducing pop and click sounds.

Also, an auto mute function will mute the DAC output audio any time there are 1024 consecutive audio samples with a zero value. The output signal unmutes whenever there is a non-zero sample value and the 1024 count will restart at 0. This function can be enabled with **DAC MUTE CTRL.AMUTE_EN REG0X31[15]**.

Application Notes:

- The AMUTE function, by default, requires that both DAC Ch0 and Ch1 have 1024 consecutive zero samples at the same time before the mute is enabled. To change this to require only one of the channels to have 1024 consecutive zero samples, use **DAC MUTE CTRL.AMUTE_CTRL REG0X31[14]**.

5.4 5-Band Equalizer

The NAU88L24 includes a 5-band graphic equalizer with low distortion and noise, and wide dynamic range that applies to both channels simultaneously. This function can be enabled with **EQ1_LOW.EQON REG0X29[9]**.

The characteristics of the 5-band equalizer are determined by the cutoff/center frequency, bandwidth, and gain settings. The table below shows the associated registers for each band.

Band	Cutoff/Center Frequency Select	Bandwidth Select	Gain Select
1 (80Hz – 175Hz)	<u>EQ1_LOW.EQ1C REG0X29[6:5]</u>	<u>EQ1_LOW.EQ1BW REG0X29[7]</u>	<u>EQ1_LOW.EQ1G REG0X29[4:0]</u>
2 (230Hz – 500Hz)	<u>EQ2_EQ3.EQ2C REG0X2A[6:5]</u>	<u>EQ2_EQ3.EQ2BW REG0X2A[7]</u>	<u>EQ2_EQ3.EQ2G REG0X2A[4:0]</u>
3 (650Hz – 1.4kHz)	<u>EQ2_EQ3.EQ3C REG0X2A[14:13]</u>	<u>EQ2_EQ3.EQ3BW REG0X2A[15]</u>	<u>EQ2_EQ3.EQ3G REG0X2A[12:8]</u>
4 (1.8kHz – 4.1kHz)	<u>EQ4_EQ5.EQ4C REG0X2B[6:5]</u>	<u>EQ4_EQ5.EQ4BW REG0X2B[7]</u>	<u>EQ4_EQ5.EQ4G REG0X2B[4:0]</u>
5 (5.3kHz – 11.7kHz)	<u>EQ4_EQ5.EQ5C REG0X2B[14:13]</u>	<u>EQ4_EQ5.EQ5BW REG0X2B[15]</u>	<u>EQ4_EQ5.EQ5G REG0X2B[12:8]</u>

Table 16: 5-Band Equalizer Setting Registers

Register Value	Equalizer Band Cutoff/Center frequency				
	EQ1C(High Pass)	EQ2C(Band Pass)	EQ3C (Band Pass)	EQ4C (Band Pass)	EQ5C (Low Pass)
00	80Hz	230Hz	650Hz	1.8kHz	5.3kHz
01	105Hz	300Hz	850Hz	2.4kHz	6.9kHz
10	135Hz	385Hz	1.1kHz	3.2kHz	9.0kHz
11	175Hz	500Hz	1.4kHz	4.1kHz	11.7kHz

Table 17: Equalizer Cutoff/Center Frequency Settings

Register Value	Gain
00000	+12db
00001	+11dB
Increments 1dB per step	
10111	-11dB
11000	-12dB

Table 18: Equalizer Gain Settings

Application Notes:

- This function can be setup to support either the ADC path or the DAC path but not both simultaneously.
- Each band can adjust the gain by ± 12 dB.
- Need to enable **CLK_GATING_ENA.CLK_DACHPF_EN REG0x2[11]** for equalizer

5.5 DAC Path Digital Mixer with Side tone

The NAU88L24 implements a channel based digital mixer for DAC output that can select between ADC input channels, I2S channels and the opposing DAC output channel to mix into the output of the two DAC channels. The figure below shows a block diagram of how the mixer works along with the related registers.




Figure 7: DAC Path Digital Mixer with Side tone

Each of the register commands in the figure above can be found in **DAC CH0 DGAIN CTRL REG0X32**, **DAC CH1 DGAIN CTRL REG0X33**, and **ADC TO DAC ST REG0X34** for DAC channels 0 and 1.

CH	DAC Output Mixer Select	ADC Channel Select	ADC Channel Gain	I2S Channel Select	I2S Channel Gain
0	MIXLR_SEL_CH0 REG0X32[15]	ADCTODAC_CH0_SEL REG0X32[11:10]	ADCTODAC_ATTU_CH0 REG0X34[15:8]	DAC_CH0_SEL REG0X32[9]	DGAIN_CH0_DAC REG0X32[8:0]
1	MIXLR_SEL_CH1 REG0X33[15]	ADCTODAC_CH1_SEL REG0X33[11:10]	ADCTODAC_ATTU_CH1 REG0X34[7:0]	DAC_CH1_SEL REG0X33[9]	DGAIN_CH1_DAC REG0X33[8:0]

Table 19: DAC Digital Mixer Control Registers

Application Notes:

- MIXLR_SEL_CH#** will mix in the output of the other DAC channel's mixer when enabled. If they are not enable, ADC channel2 and channel 3 signals pass the mux.
- When initially **DAC_ZC_EN** is enabled with ADC to DAC side tone, DAC has data first to enable DAC path. When **DAC_ZC_EN** is disabled, ADC signal can pass through DAC path by side tone function without DACIN data.

5.6 Comanding

Companding is used in digital communication systems to optimize signal-to-noise ratios with reduced data bit rates using non-linear algorithms. The NAU88L24 supports the two main telecommunications companding standards on both transmit and receive sides: A-law and μ -law. The A-law algorithm is primarily used in European communication systems and the μ -law algorithm is primarily used by North America, Japan, and Australia.

Companding converts 14 bits (μ -law) or 13 bits (A-law) to 8 bits using non-linear quantization resulting in 1 sign bit, 3 exponent bits and 4 mantissa bits. This option can be enabled for the DAC and ADC using [PORT0_I2S_PCM_CTRL_1.DACCM REG0X1C\[15:14\]](#) and [PORT0_I2S_PCM_CTRL_1.ADCCM REG0X1C\[13:12\]](#), respectively. When the companding mode is enabled, [PORT0_I2S_PCM_CTRL_1.CMB8 REG0X1C\[10\]](#) must be enabled for 8 bit operation. This will disable the word length selection in [PORT0_I2S_PCM_CTRL_1.WLEN REG0X1C\[3:2\]](#) for this port and allow the companding functions to use an 8 bit word length.

Sections 5.6.1 and 5.6.2 contain the compression equations set by the ITU-T G.711 standard and implemented in the NAU88L24.

5.6.1 μ -law

$$F(x) = \frac{\ln(1 + \mu \times |x|)}{\ln(1 + \mu)}, \quad -1 < x < 1$$

$$\mu = 255$$

5.6.2 A-law

$$F(x) = \frac{A \times |x|}{(1 + \ln(A))}, \quad 0 < x < \frac{1}{A}$$

$$F(x) = \frac{(1 + \ln(A \times |x|))}{(1 + \ln(A))}, \quad \frac{1}{A} \leq x \leq 1$$

$$A = 87.6$$

5.7 Additional DAC Application Notes

- [CLK_GATING_ENA.CLK_DAC_PL REG0X02\[9\]](#) inverts the clock polarity.
- [CLK_GATING_ENA.CLK_GAIN_EN REG0X02\[5\]](#) enables clock gating for gain control.
- [CLK_GATING_ENA.CLK_EQ_EN REG0X02\[2\]](#) enables clock gating for the equalizer.
- [CLK_DIVIDER.CLK_DAC_SRC REG0X03\[5:4\]](#) can scale the clock speed.
- [TDM_CTRL.DAC_LSEL REG0X20\[7:6\]](#) selects DAC channel 0 slot number in I2C/PCM TDM mode.
- [TDM_CTRL.DAC_RSEL REG0X20\[5:4\]](#) selects DAC channel 1 slot number in I2C/PCM TDM mode.
- [DAC_FILTER_CTRL_1.DISABLE_DEM REG0X25\[15\]](#) disables DEM control to RateConvert2 module.
- [DAC_FILTER_CTRL_1.FILT_SYNC REG0X25\[13\]](#) sets the filter reference start point.
- [DAC_FILTER_CTRL_1.CICCLP_OFF REG0X25\[7\]](#) recommended set to 1.
- [DAC_FILTER_CTRL_1.CIC_GAIN_ADJ REG0X25\[6:4\]](#) sets the DAC CICI gain.
- [DAC_FILTER_CTRL_1.DAC_RATE REG0X25\[2:0\]](#) sets the DAC oversample rate.
- [DAC_FILTER_CTRL_2.DEM_DITHER REG0X26\[15:12\]](#) sets the probability of first order dynamic element matching dither.
- [DAC_FILTER_CTRL_2.DAC_STEP_SEL REG0X26\[6:4\]](#) sets the DAC output delay.
- [DAC_FILTER_CTRL_2.DAC_PL REG0X26\[3\]](#) sets the DAC output polarity.
- [DAC_FILTER_CTRL_2.DACIN_SRC REG0X26\[2:0\]](#) selects the DAC input source.
- [DAC_MUTE_CTRL.DAC_ZC_EN REG0X31\[11\]](#) enables zero crossing on the DAC output to reduce pops or clicks when changing the gain.
- [DAC_MUTE_CTRL.DAC_CH01_MIXER REG0X31\[1:0\]](#) enables half power mixing of the two DAC output channels.

6 Clocking and Sample Rates

The internal clocks for the NAU88L24 are derived from a common internal clock source, [CLK_DIVIDER.SYSCLK_SRC REG0X03\[15\]](#). This master system clock can set directly by the MCLK_PIN input or it can be generated from a Frequency Locked Loop (FLL) using the MCLK_PIN, BCLK or FS as a reference. While most of the common audio sample rates can be derived directly from typical MCLK

frequencies, the FLL provides additional flexibility for a wide range of MCLK inputs or as a free running clock in the absence of an external reference.

The figures below is a block diagram illustrating how the various register settings can be used to adjust/select the MCLK, BCLK, FS, and ADC_CLK clock frequency.




Figure 8: MCLK and ADC_CLK Frequency Selection

Bits	MCLK_SRC
0000	Divide by 1
0001	Invert
0010	Divide by 2
0011	Divide by 4
0100	Divide by 8
0101	Divide by 16
0110	Divide by 32
0111	Divide by 3
1001	Invert
1010	Divide by 6
1011	Divide by 12
1100	Divide by 24

Table 20: CLK_DIVIDER.MCLK_SRC REG0X03[3:0] Register Settings

Bits	CLK_ADC_SRC
00	Divide by 1
01	Divide by 2
10	Divide by 4
11	Divide by 8

Table 21: CLK_DIVIDER.CLK_ADC_SRC REG0X03[7:6] Register Settings




Figure 9: BCLK and FS Frequency Selection

Bits	BCLK_DIV
000	Divide by 1
001	Divide by 2
010	Divide by 4
011	Divide by 8
100	Divide by 16
101	Divide by 32

Table 22: PORT0_I2S_PCM_CTRL_2.BCLK_DIV REG0X1D[2:0] Register Settings

Bits	LRC_DIV
00	Divide by 256
01	Divide by 128
10	Divide by 64
11	Divide by 32

Table 23: PORT0_I2S_PCM_CTRL_2.LRC_DIV REG0X1D[13:12] Register Settings

Application Notes:

- To avoid audible glitches, all clock configurations must be setup before enabling playback.
- To ensure the best performance, MCLK must be running at 256x the desired sample rate (Fs).
- If MCLK is at a higher frequency than desired, CLK_DIVIDER.MCLK_SRC REG0X03[3:0] can be used to scale the MCLK frequency.
- The ADC clock frequency is set by CLK_DIVIDER.CLK_CODEC_SRC REG0X03[13] and CLK_DIVIDER.CLK_ADC_SRC REG0X03[7:6] registers and must remain smaller than 6.144MHz. For example, this device can support an OSR of 128 with Fs = 48k resulting in a clock frequency of 128 x 48k = 6.144MHz.
- The GPIO1 pin can be set to output a clock with frequency scaled by CLK_DIVIDER.CLK_GPIO_SRC REG0X03[9:8] and enabled using GPIO_SEL.GPIO1SEL REG0X1A[2:0].
- CLASSG.CLASSG_EN REG0X50[0] and CLASSG.CLASSG_CLK_SRC REG0X50[15:14] are used to enable a slower clock to de-bounce the button/accessory detect inputs and set the time period for volume updates when zero crossing is enabled.
- PORT0_I2S_PCM_CTRL_1.BCLK_DIV REG0X1D[2:0] sets BCLK from SYSCCLK in master mode.
- PORT0_I2S_PCM_CTRL_1.LRC_DIV REG0X1D[13:12] and the BCLK are used to set the Fs.
- It is recommended to disable SYSCCLK_SRC and then re-enable it after the entire setting shave been updated.

6.1 Frequency Locked Loop (FLL)




Figure 10: FLL Block diagram

The integrated FLL can be used to generate a SYSCLK from a wide variety of reference sources such as, MCLK, BCLK, and FS or as a free running clock in the absence of an external reference. It can also create a stable SYSCLK from less stable sources due to its tolerance of jitter. To select between the various clock sources, use **FLL3.FLL_CLK_REF_SRC REG0X07[11:10]** or to run the FLL as a free running clock, enable **FLL6.DCO_EN REG0X09[15]**, set **FLL_VCO_RSV.DOUT2VCO_RSV REG0X0A[15:0]** to 16'hF13C and **BOOST.BIASEN REG0x76[12] =1**.

The FLL output frequency is determined by the following parameters.

- FLL1.FLL_RATIO REG0X04[6:0]
- CLK_DIVIDER.MCLK_SRC REG0X03[3:0]
- FLL3.FLL_INTEGER REG0X06[9:0]
- FLL2.FLL_FRAC REG0X05[15:0]

To determine these settings, the following output frequency equations are used.

1.
$$\text{FDCO} = (\text{FREF} / \text{FLL_CLK_REF_DIV}[11:10]) \times \text{FLL_INTEGER_REG0X06}[9:0] \cdot \text{FLL_FRAC_REG0X05}[15:0]$$
2.
$$\text{MCLK} = (\text{FDCO} \times \text{MCLK_SRC_REG0X03}[3:0]) / 2$$

Where FREF is the reference clock frequency for FLL, MCLK is the desired system frequency, and FDCO is the frequency of DCO in decimal.

Example:

If the reference frequency (FREF) is 12MHz, the desired sampling rate (Fs) is 48 kHz, and SYSCLK = 256Fs, what are the output frequency parameters?

Using these requirements, the following can be determined.

- $MCLK = 256 \times 48\text{kHz} = 12.288\text{MHz}$
- Using Equation 2:
 - o $FDCO = (2 \times 12.288\text{MHz}) / \text{MCLK_SRC_REG0X03[3:0]}$
 - For FDCO to remain between 90MHz – 100MHz, MCLK_SRC_REG0X03[3:0] must be chosen to be 1/4. This and other values for MCLK_SRC_REG0X03[3:0] can be seen on the register tables.
 - o $FDCO = (2 \times 12.288\text{MHz}) / (1/4) = 98.304\text{MHz}$
 - Using Equation 1:
 - $\text{FLL_INTEGER_REG0X06[9:0]} \cdot \text{FLL_FRAC_REG0X05[15:0]} = FDCO / FREF \times \text{FLL_CLK_REF_DIV[11:10]}$
 - o $\text{FLL_RATIO_REG0X04[6:0]} = 1$ because $FREF \geq 512 \text{ kHz}$. This and other values for FLL_RATIO_REG0X04[6:0] can be seen on the register tables.
 - o $\text{FLL_INTEGER} \cdot \text{FLL_FRAC_REG0X06[15:0]} = 98.304\text{MHz} / (12\text{MHz} \times 1) = 8.192$
 - $\text{FLL_INTEGER_REG0X06[9:0]} \cdot \text{FLL_FRAC_REG0X05[15:0]}$ represents an integer + decimal number.)
 - o $\text{FLL_INTEGER_REG0X06[9:0]} = 8$
 - o $\text{FLL_FRAC_REG0X05[15:0]} = 0.192$
 - Now retrieve or convert the parameter values into their corresponding HEX values
 - o $\text{FLL_RATIO_REG0X04[6:0]} = 7'h1$ (this value is taken from the register chart in $FREF \geq 512\text{kHz}$ condition.)
 - o $\text{MCLK_SRC_REG0X03[3:0]} = 4'h3$ (this value is taken from the register chart for MCLK_SRC_REG0X03[3:0] = 1/4)
 - o $\text{FLL_INTEGER_REG0X06[9:0]} = 8 = 10'h8$
 - o $\text{FLL_FRAC_REG0X05[15:0]} = 0.192 \times 2^{16} = 12583 = 16'h3126$

Application Notes:

- FLL4.FLL_CLK_REF_DIV_REG0X07[11:10] can be used to reduce the reference frequency for SYSMCLK by dividing the input by 1, 2, 4, or 8. Use this to ensure the reference clock frequency is less than or equal to 13.5MHz.
- FLL3.GAIN_ERR_REG0X06[14:12] and FLL5.FLL_CLK_REF_DIV_4CHK_REG0X07[14:12] are used to control the gain and resolution, respectively. It is recommended that the default settings are used for these parameters.
- FDCO must be within the 90MHz – 100MHz or the FFL cannot be guaranteed across the full range of operation.
- FLL2.FLL_FRAC_REG0X05[15:0] must be set to 0 for low power mode.
- FLL6.SDM_EN_REG0X09[14] to create decimal part of frequency, if (DCO frequency)/(FLL input reference frequency) is not a integer . If the ratio is integer, it still can be on for lower noise output but higher power consumption.
- When FLL uses free running mode, NAU88L25 needs to be set as a master in PORT0_I2S_PCM_CTRL_2.MS0_REG0X1D[3]=1
- Set FLL6.CHB_FILTER_EN_REG0X08[14] = '1' to enable FLL Loop Filter. Select filter clock source by FLL6.CHB_FILTER_EN_REG0X08[13]. Select DCO input by FLL6.FILTER_SW_REG0X08[12]. FLL6.CUTOFF500_REG0X09[13] & FLL6.CUTOFF600_REG0X09[12] can be used to define FLL cutoff frequency at 500KHz or 600KHz. 500KHz will provide the best FLL performance but consume more power.
- set FLL6.FLL_FLTR_DITHER_SEL_REG0X09[7:6] = '01' or '10' or '11' as 1LSB / 2LSB / 3LSB random bits to Randomize the number of Filter Output Bits to average out output noise. If '00', there is no dither.

7 Control Interfaces

The NAU88L24 includes a serial control bus that provides access to all of the device control registers and may be configured as a 2-wire interface that conforms to industry standard implementations of the I2C serial bus.

7.1 2-Wire-Serial Control Mode (I²C Style Interface)

The 2-wire bus is a bidirectional serial bus protocol. This protocol defines any device that sends data onto the bus as a transmitter (or master), and the receiving device as the receiver (or slave). The NAU88L24 can function only as a slave device when in the 2-wire interface configuration.

7.2 2-Wire Protocol Convention

To initiate communication, all 2-Wire interface operations must begin with a START condition, which is a HIGH-to-LOW transition of SDIO while SCLK is HIGH.

Following a START condition, the master must output a device address byte consisting of a 7-bit device address, and a Read/Write control bit in the LSB of the address byte. To read from the slave device, the R/W bit must be set to 1. To initiate a write to the slave device, the R/W bit must be 0. If the device address matches the address of a slave device, the slave will output an acknowledgement bit.

An acknowledge (ACK), is a software convention used to indicate a successful data transfer. To allow for the ACK response, the transmitting device releases the SDIO bus after transmitting eight bits and during the ninth clock cycle, the receiver (slave) pulls the SDIO line LOW to acknowledge the reception of the eight bits of data.

To terminate a read/write session, all 2-Wire interface operations must end with a STOP condition, which is a LOW to HIGH transition of SDIO while SCLK is HIGH. A STOP condition at the end of a read or write operation places the device in a standby mode.

Application Notes:

- The NAU88L24 is permanently programmed with “0011010” as the Device Address.




Figure 11: Valid START Condition




Figure 12: Valid Acknowledge




Figure 13: Valid STOP Condition

7.3 2-Wire Write Operation

A Write operation consists of a three-byte instruction followed by one or more data bytes as seen in Figure 14. These instructions consist of the Address byte and two Control Address bytes that precede the START condition and are followed by the STOP condition. Figure 15 shows the data bus and the corresponding clock cycles.




Figure 14: Slave Address Byte, Control Address Byte, and Data Byte




Figure 15: 2-Wire Write Sequence

7.4 2-Wire Read Operation

A Read operation consists of the three-byte Write instruction followed by a Read instruction of one or more data bytes. The bus master initiates the operation issuing the following sequence: a START condition, Device Address byte with the R/W bit set to "0", and a Control Register Address byte. This indicates to the NAU88L24 which of its control registers is going to be accessed.

After this, the NAU88L24 will respond with an ACK as it accepts the Control Register Address that the master is transmitting to it. After the Control Register Address has been sent, the master will send a second START condition and Device address but with R/W = 1.

After the NAU88L24 recognizes its Device Address the second time, it will transmit an ACK followed by a two byte value containing the 16 bits of data in the NAU88L24 control registers requested by the master. During this phase, the master generates an ACK with each byte of data transferred.

After the two bytes have been transmitted, the master will send a STOP condition ending the read phase. If no STOP condition is received, the NAU88L24 will automatically increment the target Control Register Address and then start sending the two bytes of data for the next register in the sequence. This will continue as long as the master continues to send ACK signals. Once the target register reaches 0xFFFF, it will send the associated data then roll over to 0x0000 and continue as before.




Figure 16: 2-Wire Read Sequence

7.5 Digital Serial Interface Timing




Figure 17: Two-wire Control Mode Timing

Symbol	Description	min	typ	max	unit
T _{STAH}	SDIO falling edge to SCLK falling edge hold timing in START / Repeat START condition	600	-	-	ns
T _{STAS}	SCLK rising edge to SDIO falling edge setup timing in Repeat START condition	600	-	-	ns
T _{STOS}	SCLK rising edge to SDIO rising edge setup timing in STOP condition	600	-	-	ns
T _{SCKH}	SCLK High Pulse Width	600	-	-	ns
T _{SCKL}	SCLK Low Pulse Width	1,300	-	-	ns
T _{RISE}	Rise Time for all 2-wire Mode Signals	-	-	300	ns
T _{FALL}	Fall Time for all 2-wire Mode Signals	-	-	300	ns
T _{SDIOS}	SDIO to SCLK Rising Edge DATA Setup Time	100	-	-	ns
T _{SDIOH}	SCLK falling Edge to SDIO DATA Hold Time	0	-	600	ns

7.6 Software Reset

The NAU88L24 and all of its control registers can be reset to default initial conditions by writing any value to REG0X00 twice using any of the control interface modes. Writing to any other valid register address terminates the reset condition, but all registers will now be set to their power-on default values.

8 Digital Audio Interfaces

The NAU88L24 can be configured as either the master or the slave, by setting register

PORT0 I2S PCM CTRL 2.MS REG0X1D[3], to 1 for master mode and to 0 for slave mode. Slave mode is the default if this bit is not written. In master mode, NAU88L24 outputs both Frame Sync (FS) and the audio data bit clock (BCLK) and has full control of the data transfer. In the slave mode, an external controller supplies BCLK and FS. Data is latched on the rising edge of BCLK; SDO clocks out ADC data, while SDI clocks in data for the DACs. When FLL is set to free running mode, NAU88L25 is needed to set as a master. When not transmitting data, SDO pulls LOW in the default state. Depending on the application, the output can be configured to pull up or pull down. When the time slot function is enabled (see below), there are additional output state modes including controlled tri-state capability.

NAU88L24 supports six audio formats; right justified, left justified, I2S, PCM A, PCM B, and PCM Time Slot.

PCM Mode	PORT0 I2S PCM CTR	PORT0 I2S PCM CTR	PORT0 I2S PCM CTR
	L 1.AIFMT REG0X1C[1:0]	L 1.LRP REG0X1C[6]	L 2.PCM TS REG0X1D[10]
Right Justified	00	0	0
Left Justified	01	0	0
I ² S	10	0	0
PCM A	11	0	0
PCM B	11	1	0
PCM Time Slot	11	Don't care	1

Table 24: Digital Audio Interface Modes

8.1 Right-Justified Audio Data

In right-justified mode, the LSB is clocked on the last BCLK rising edge before FS transitions. When FS is HIGH, channel 0 data is transmitted and when FS is LOW, channel 1 data is transmitted. This can be seen in the image below.




Figure 18: Right-Justified Audio Interface

8.2 Left-Justified Audio Data

In left-justified mode, the MSB is clocked on the first BCLK rising edge after FS transitions. When FS is HIGH, channel 1 data is transmitted and when FS is LOW, channel 0 data is transmitted. This can be seen in the figure below.




Figure 19: Left-Justified Audio Interface

8.3 I2S Audio Data

In I²S mode, the MSB is clocked on the second BCLK rising edge after FS transitions. When FS is LOW, left channel data is transmitted and when FS is HIGH, right channel data is transmitted. This can be seen in the figure below.




Figure 20: I2S Audio Interface

8.4 PCM A Audio Data

In the PCM A mode, channel 0 data is transmitted first followed immediately by channel 1 data. The channel 0 MSB is clocked on the second BCLK rising edge after the FS pulse rising edge, and channel 1 MSB is clocked on the next BCLK after the left channel LSB. This can be seen in the figure below.




Figure 21: PCM A Audio Interface

8.5 PCM B Audio Data

In the PCM B mode, channel 0 data is transmitted first followed immediately by channel 1 data. Channel 0 MSB is clocked on the first BCLK rising edge after the FS pulse rising edge, and channel 1 MSB is clocked on the next BCLK after channel 0 LSB. This can be seen in the figure below.




Figure 22: PCM-B Audio Interface

8.6 PCM Time Slot Audio Data

The PCM time slot mode is used to delay the time at which the DAC and/or ADC data are clocked. This can be useful when multiple NAU88L24 chips or other devices are sharing the same audio bus. This will allow each chip's audio to be delayed around each other without interference.

Normally, the DAC and ADC data are clocked immediately after the Frame Sync (FS), however, in the PCM time slot mode; the audio data can be delayed by [PORT0_LEFT_TIME_SLOT.TSLOT_L REG0X1E\[9:0\]](#) and [PORT0_RIGHT_TIME_SLOT.TSLOT_R REG0X1F\[9:0\]](#) for the left and right channel, respectively. [PORT0_I2S_PCM_CTRL_2.PCM_TS REG0X1D\[10\]](#) needs to set to 1. These delays can be seen before the MSB in the figure below.




Figure 23: PCM Time Slot Audio Interface

Application Notes:

- This mode can be used to swap channel 0 and channel 1 audio or cause both channels to use the same data.
- When using the NAU88L24 with other driver chips, the SDO pin can be set to pull up or pull down by enabling **PORT0_I2S_PCM_CTRL_2.ADCDAT_PE REG0X1D[6]** and selecting up or down with **PORT0_I2S_PCM_CTRL_2.ADCDAT_PS REG0X1D[5]**. This allows for wired-OR type bus sharing. If both are set to 0, SDO is high impedance, except when transmitting channel audio data. Tri-stating on the negative edge allows the transmission of data by multiple sources in adjacent timeslots with reduced risk of bus driver contention.
- **PORT0_I2S_PCM_CTRL_2.ADCDAT_OE REG0X1D[4]** by default actively drives the SDO pin (never in high impedance state). This needs to be disabled in order to share the data line.

8.7 TDM I2S Audio Data

In I2S mode, the MSB is clocked on the second BCLK rising edge after FS transitions. When FS is LOW, channel 0 then channel 2 data is transmitted and when FS is HIGH, channel 1 then channel 3 channel data is transmitted. This is shown in the figure below.




Figure 24: TDM I2S Audio Format

8.8 TDM PCM A Audio Data

In the PCM A mode, channel 0 data is transmitted first followed sequentially by channel 1, 2, and 3 immediately after. The channel 0 MSB is clocked on the second BCLK rising edge after the FS pulse rising edge, and the subsequent channel's MSB is clocked on the next BCLK after the previous channel's LSB. This is shown in the figure below.




Figure 25: TDM PCM A Audio Format

8.9 TDM PCM B Audio Data

In the PCM B mode, channel 0 data is transmitted first followed immediately by channel 1 data. The channel 0 MSB is clocked on the first BCLK rising edge after the FS pulse rising edge, and channel 1 MSB is clocked on the next SCLK after channel 0 LSB.




Figure 26: TDM PCM B Audio Format

8.10 TDM PCM Offset Audio Data

The PCM offset mode is used to delay the time at which the ADC data is clocked. This increases the flexibility of the NAU88L24 to be used in a wide range of system designs. One key application of this feature is to enable multiple NAU88L24 or other devices to share the audio data bus, thus enabling more than four channels of audio. This feature may also be used to swap channel data, or to cause multiple channels to use the same data. **TDM_CTRL.TDM_MODE REG0X20[15]** and **TDM_CTRL.TDM_PCM_TS_MODE REG0X20[14]** must be set to 1 for this application.

Normally, the ADC data are clocked immediately after the Frame Sync (FS). In this mode audio data is delayed by a delay count specified in the device control registers. The channel 0 MSB is clocked on the BCLK rising edge defined by the delay count set in **PORT0_LEFT_TIME_SLOT.TSLOT_L REG0X1E[9:0]**. The subsequent channel's MSB is clocked on the next BCLK after the previous channel's LSB. This can be seen in the figure below.




Figure 27: TDM PCM Offset Audio Format

Application Notes:

- When using [PORT0_LEFT_TIME_SLOT.TSLOT_L REG0X1E\[9:0\]](#) for time slot shift in TDM mode, the four channels will shift together for the same chip. The shift number should be $N * \text{Word Length} + 1$, and available channels should be $> N + 4$, where N is desired channel width shift.

9 Outputs

The NAU88L24 provides two types of integrated output drivers. The stereo pair of high power, high quality Class D speaker drivers, which can support 3W each in stereo mode and a pair of Class G ground-reference headphone outputs.

9.1 Stereo Class D Speaker Outputs

The speaker driver is a stereo high efficiency filter-free Class-D audio amplifier, which is capable of driving an 8Ω load with up to 1.76W output power. These speaker drivers include features like 80dB PSRR, 86% efficiency, ultra-low quiescent current (i.e. 2.1mA at 3.7V for 2 channels) and superior EMI performance that make it ideal for portable applications.

To enable the speaker drivers use [CLASSD_GAIN_1.ENCLASSD_REG0X6D\[7\]](#) and the overall Class D gain can be set with [CLASSD_GAIN_1.GAINCLASSD_REG0X6D\[15:13\]](#). Individual channel output gain can also be set using [CLASSD_GAIN_1.CLASSDGAIN1L_REG0X6D\[4:0\]](#) and [CLASSD_GAIN_1.CLASSDGAIN1R_REG0X6D\[12:8\]](#) for driver 1 and [CLASSD_GAIN_2.CLASSDGAIN2L_REG0X6E\[4:0\]](#) and [CLASSD_GAIN_2.CLASSDGAIN2R_REG0X6E\[12:8\]](#) for driver 2.

Parameter	Symbol	Comments/Conditions		Typ	Units
Output Power (per channel)	P _{out}	Z _L = 4Ω + 33μH	VDDSPK = 5.0V	2.9	W
		THD + N = 10%	VDDSPK = 3.7V	1.53	
		Z _L = 4Ω + 33μH	VDDSPK = 5.0V	2.35	
		THD + N = 1%	VDDSPK = 3.7V	1.26	
		Z _L = 8Ω + 68μH	VDDSPK = 5.0V	1.71	
		THD + N = 10%	VDDSPK = 3.7V	0.92	
		Z _L = 8Ω + 68μH	VDDSPK = 5.0V	1.38	
		THD + N = 1%	VDDSPK = 3.7V	0.74	

Table 25: Class D Speaker Driver Output Power

Application Notes:

- The Class D driver can accept inputs from AUX or DAC paths.

9.1.1 Differential Mixer

The Stereo Class D amplifier uses a differential mixer to split the Output channel 0 and 1 digital signals into two differential audio outputs. The gain for each of the inputs to this mixer can be set with

[CLASSD_GAIN_1.CLASSDGAIN1L_REG0X6D\[4:0\]](#), [CLASSD_GAIN_1.CLASSDGAIN1R_REG0X6D\[12:8\]](#), [CLASSD_GAIN_2.CLASSDGAIN2L_REG0X6E\[4:0\]](#), and [CLASSD_GAIN_2.CLASSDGAIN2R_REG0X6E\[12:8\]](#). The figure below shows how to use these registers to select the desired output levels.




Figure 28: Class D Differential Mixer

9.1.2 Device Protection

The NAU88L24 includes device protection for the Class D outputs for three operating scenarios

1. Thermal Overload
2. Short circuit protection (It is also featured with NAU88L24 Class G.)
3. Supply under voltage

9.1.2.1 Thermal Overload Protection

When the device internal junction temperature reaches 130°C, the NAU88L24 will disable the output drivers. Once the device cools down to a safe operating temperature (115°C) for at least 47ms, the output drivers will be re-enabled.

9.1.2.2 Short Circuit Protection

If a short circuit is detected on any of the pull-up or pull-down devices on the output drivers for at least 14μs, the output drivers will be disabled for 47ms. The output drivers will then be re-enabled and checked for a short circuit again. If the short circuit is still present for another 14μs, the cycle will repeat until the short circuit has been fixed. The short circuit threshold is set at 2.1A.

9.1.2.3 Supply Under-Voltage Protection

If the V_{DDSPK} drops under 2.1V, the output drivers are disabled, however, the NAU88L24 control circuitry will still operate. This is useful to help avoid the battery supply voltage dropping before the host processor can safely shutdown the devices on the system. If the V_{DDSPK} drops below 1.0V, the internal power-on-reset will activate and put the class-D driver in power down state

9.1.3 Class D without filter

The NAU88L24 is designed for use without any filter circuits on the Class D output line so they can be connected directly to a speaker. This type of filter-less design is suitable for portable applications where the speaker is very close to the amplifier. The following figure shows how this can be done.




Figure 29: Speaker Outputs Connected to Speaker without Filter Circuit

9.1.4 Class D Filters

In some applications, the short trace lengths are not possible because of speaker size limitations or other design considerations. In these applications, the long traces will cause EMI issues. To reduce the EMI issues, typical filters like ferrite bead and LC can be used.

9.1.4.1 Ferrite Bead Filter

Ferrite bead filters can be used to reduce the high frequency emissions. The typical circuit diagram is shown in the figure below.




Figure 30: Speaker Outputs Connected to Speaker with Ferrite Bead Filters

These ferrite bead filters offer high impedance at high frequencies so that it will function as a low pass filter around the desired audio range.

9.1.4.2 LC filter

LC filters can be used to suppress the high frequency emissions. The typical circuit diagram is show in the figure below.




Figure 31: Speaker Outputs Connected to Speaker with LC Filter




Figure 32: Standard Low Pass LCR filter

Using the standard LCR filter mode, the following are the equations for the critically damped ($\zeta = 0.707$) low pass LCR filter. To determine the LC values for the speaker filter, use the same LC values calculated for standard LCR LPF. For the resistance values in the standard model, use R_L (Speaker coil resistance) = $2R$ (LCR LPF resistance).

$$2\pi f_c = \frac{1}{\sqrt{LC}} \quad f_c \text{ is the cutoff frequency}$$

$$\zeta = 0.707 = \frac{1}{2R} * \sqrt{\frac{L}{C}}$$

9.1.5 NAU88L24 EMI performance

The NAU88L24 includes a spread spectrum oscillator to reduce EMI. This PWM oscillator frequency typically sweeps in a range of 300 kHz +/- 15 kHz in order to spread the energy of the PWM pulses over a larger frequency band. In addition, slew rate control on the output drivers allows the application of 'filter less' loads, while suppressing EMI at high frequencies.

9.2 Class G Headphone Driver and Charge Pump

The NAU88L24 uses Class G speaker drivers powered by a charge pump for the headphones. For typical operation with large and small signals the charge pump provides $\pm 1.8V$ and $\pm 0.9V$, respectively. These output drivers are driven by dedicated left and right DACs and can provide 30mW of power to a 32 Ω load. To enable the Class G driver and the charge pump, use [CLASSG.CLASSG_EN REG0X50\[0\]](#) and [CHARGE PUMP AND POWER DOWN CONTROL.RINN REG0X80\[5\]](#), respectively.

Application Notes:

- Three capacitors are needed to generate the negative voltage from the positive 1.8V. Typically, 2 μF ceramic capacitors are used.
- o The Fly Back capacitor is connected between pins CPCA and CPCB.
- o The Positive Output Decoupling capacitor is applied from pin CPVOUTP to ground (VSSCP).
- o The Negative Output Decoupling capacitor is applied from pin CPOUTN to ground (VSSCP).
- [CLASSG.CLASSG_CMP_EN REG0X50\[2:1\]](#) sets which DAC signals to monitor. All low is default, which gives the low voltage output. This is used for when the headphones have attenuated signals.
- [CLASSG.CLASSG_THRSLD REG0X50\[5:4\]](#) sets the threshold from 1/16 to 1/4 Full Scale.
- [CHARGE PUMP AND POWER DOWN CONTROL.SHCIRSEL1 REG0X80\[0\]](#) and [CHARGE PUMP AND POWER DOWN CONTROL.SHCIRSEL2 REG0X80\[1\]](#) select the short circuit setting for the high voltage charge up. When set at default, the protection mode is set for 1.7V and VDD can provide up to 150mA. When both are enabled, the protection mode is set to 1.4V and VDD can supply 500mA. Refer to the table below for setting values.
- [HS_VOLUME_CONTROL.MUTE_HSPGA2 REG0X75\[13\]](#) and [HS_VOLUME_CONTROL.MUTE_HSPGA1 REG0X75\[6\]](#) can be used to mute each of the headset channels.
- [ATT_PORT0.ATT0HSR REG0X7B\[12:8\]](#) and [ATT_PORT1.ATT1HSR REG0X7C\[12:8\]](#) control the gain for the Right headset output. [ENABLE_LO.ENHSR REG0X6B\[3:2\]](#) needs to enable coordinately.
- [ATT_PORT0.ATT0HSL REG0X7B\[4:0\]](#) and [ATT_PORT1.ATT1HSL REG0X7C\[4:0\]](#) control the gain for the Left headset output. [ENABLE_LO.ENHSL REG0X6B\[1:0\]](#) needs to enable coordinately.
- [CHARGE PUMP INPUT READ REG0X81](#) is read only and shows the various statuses of the charge pump's current running conditions. See the register map for more detail.
- To enable CPVDD = 0.9V for small signals
 - o Set [CLASSG.CLASSG_CMP_EN REG0X50\[1\]](#) = 1'b0
 - o Set [CLASSG.CLASSG_EN REG0X50\[0\]](#) = 1'b0 to force ClassG Mode 0
- To enable CPVDD = 1.8V for full scale signals
 - o Set [CLASSG.CLASSG_CMP_EN REG0X50\[1\]](#) = 1'b1
 - o Set [CLASSG.CLASSG_EN REG0X50\[0\]](#) = 1'b0 to force ClassG Mode 1

SHCIRSEL2	SHCIRSEL1	Short Circuit Select voltage
0	0	1.7 volts
0	1	1.6 volts
1	0	1.5 volts
1	1	1.4 volts

Table 26: Charge Pump Short Circuit Settings




Figure 33: DAC to Headphone out path diagram

10 Headset Detection

The NAU88L24 includes an extensive set of detection features to support various types of headsets for global compatibility.

1. Headset jack insertion detection:
2. This feature detects when a headset is inserted into the external headset jack. Headset jack ejection detection:
 - This feature detects when a headset is ejected from the external headset jack.
3. Headset Microphone detection:
 - This feature detects the presence of headset microphone.
4. Headset Key detection:
 - This feature allows software programmable support for user defined actions such as play, record, and accept call. This supports up to eight distinct input levels and one key release level can be detected at the microphone pin. It also supports Long and Short button press detection and each key can activate an interrupt on the IRQ pin.

Each sequence associated with these detection mechanisms can be executed manually by the host processor or sequenced automatically, depending on the settings in the headset support execution register settings.

10.1 Jack Detection

This feature detects when a headset is inserted into or ejected from the external headset jack using the JKDET pin to detect a voltage at this pin to trigger sequences associated with headset support.

Application Notes:

- **JACK_DET.JKDET_PL REG0X0D[1]** sets the Jack Insertion status polarity.
- The Jack Insertion de-bounce time is 1ms.
- **JACK_DET_CTRL.EJECT_DT REG0X0D[3:2]** sets the Jack Ejection de-bounce time.
- **JACK_DET_CTRL.JKDET_LOGIC REG0X0D[0]** can change the detection logic from OR to AND.
- **ENA_CTRL.SLEEP4JACK REG0X01[10]** allows the Jack Detect to bypass the de-bounce filter in order to go straight to the IRQ pin without clock. **INTERRUPT_SETTING_1.JK EJECT INTP MASK REG0XF[9]** or **INTERRUPT_SETTING_1.JK_DET INTP MASK REG0XF[8]** need to be enabled.

- It is recommended that the host checks for the IRQ to be consistently valid within 10ms in order to avoid false detection due to glitches. Once the host validates the jack detect, the host needs to initiate the power up sequence and headset support sequences.




Figure 34: Jack Detection

10.2 Microphone Detection

This feature detects the presence of a microphone. Using an internal SAR ADC, the presence of a microphone can be detected by measuring the DC voltage on the microphone pin after jack insertion. Without jack insertion, jack detection is not valid, and **SARADC_DOUT** reads 0xFF value. When microphone presents after jack insertion, jack detection is valid, and **SAR ADC DATA OUT.SARADC_DOUT** has a value between 0xFF and 0x00. If the jack doesn't have microphone, the value is equal to 0x00.

10.3 Key/Button Detection

This feature allows software programmable support of user defined actions such as play, record, and accept call. This feature supports up to eight distinct input levels (keys) to be detected at the microphone pin and a long key press and short key press can activate an interrupt on the IRQ pin. The block diagram below shows how the headset buttons are detected.




Figure 35: Key Detection

Each of these output signals from the eight comparators go through three de-bounce filters not shown in the block diagram. After each of press key signals are received through the de-bounce filters, the associated interrupts are triggered and can be read from **INTERRUPT_SETTING REG0X11**. The table below shows the options for changing the long and short key de-bounce filter times.

VDET_COEFFICIENT.LONGKEY_DT REG0X14[7]	Long Key De-bounce Time
0	500ms
1	1 sec
VDET_COEFFICIENT.SHORTKEY_DT REG0X14[4]	Short Key De-bounce Time
00	30ms
01	40ms
10	100ms
11	x

Table 27: Key De-bounce Time Setting

The DC level changes at the MIC input pin are converted into a digital representation through a SAR ADC and the decimal value of **SAR_ADC_DATA_OUT.SARADC_DOUT REG0X59[7:0]** can be determined with the equation below. The different reference voltage levels are derived from the VDDA voltage supply. If the headset Microphone bias voltage is tied to the MICBIAS pin, then the SAR ADC digital output signal decimal representation can be described as:

$$SAR\ ADC = 255 \times Amb \times Asar \times Rp / (Rmb + Rp)$$

- Amb is the MIC bias factor given by **MIC_BIAS.MICBIASLVL1 REG0X74[2:0]**
- Asar is the gain of the SAR ADC, which is $1/(VDDA \times SAR_ADC.SAR_TRACKGAIN\ REG0X13[10:8])$
- Rmb is the MIC bias series resistor, which is typically 2kΩ .
- Rp is the parallel resistance of the Microphone and the resistance of the button that is pressed.

The SAR ADC output is filtered by a programmable low pass filter allowing glitches and audio content to be removed from the ADC output data. The result can be read at any time through the I2C register at **SAR_ADC_DATA_OUT.SARADC_DOUT REG0X59[7:0]**. The equation of the digital low pass filter is as following:

$$Yn = \alpha Xn + (1 - \alpha)Yn - 1$$

- α is the coefficient of the low pass filter, $\alpha=(1/2)^n$
- n is controlled by **VDET_COEFFICIENT.SARADC VDET_COEFF REG0X14[7:4]**.

The SAR ADC output signal is fed into 8 comparators with each a unique programmable threshold level and common high and low hysteresis levels. These 8 comparators will generate 8 distinct output signals as determined by the threshold levels and external DC voltage at the Microphone pin.




Figure 36: Keys Region

The figure above shows the eight threshold voltages and nine different Key regions. The lowest SARADC output range indicates when Key 0 is pressed, the second when Key 1 is pressed, and so on. The highest region indicates when no key has been pressed.

Example:

- 1) A headphone has three buttons. MICBIAS voltage is set to $1.53 \times V_{DDA}$ at $V_{DDA}=1.8V$ by **MIC_BIAS.MICBIASLVL1** AND **SAR_TRACKGAIN** set according to **Table 29**. Microphone resistance is 10k Ohm. If no button is pressed, the **SARADC_DOUT** decimal output is:

$$\text{SARADC_DOUT} = 255 \times 1.53 \times 1.8 \times 1 / (1.53 \times 1.8) \times 10k / (2k + 10k) = 212$$
- 2) When a button with 4k Ohm series resistance is pressed, the **SARADC_DOUT** output becomes:

$$\text{SARADC_DOUT} = 255 \times 1.53 \times 1.8 \times 1 / (1.53 \times 1.8) \times 10k / (4k / (2k + 10k / 4k)) = 150$$
- 3) When the second button with 2k Ohm series resistance is pressed, the **SARADC_DOUT** output becomes:

$$\text{SARADC_DOUT} = 255 \times 1.53 \times 1.8 \times 1 / (1.53 \times 1.8) \times 10k / (2k / (2k + 10k / 2k)) = 116$$
- 4) The last button with 1k Ohm series resistance is pressed, the **SARADC_DOUT** output becomes:

$$\text{SARADC_DOUT} = 255 \times 1.53 \times 1.8 \times 1 / (1.53 \times 1.8) \times 10k / (1k / (2k + 10k / 1k)) = 80$$
- 5) According to Figure 35, three threshold voltage levels for Key2 level could be set by **ENABLE_LEVEL=010**. First threshold voltage could be 98, the middle of 116 and 80 from 3) and 4). Hysteresis value can be set to 15, less than 50% of difference 116 and 80.
SARADC_VDET_THR0=98=8'b01100010,
HY_COEFF[3:0]=15=4'b1111
- 6) The second threshold voltage could be 133, the middle of 150 and 116 from 2) and 3). Hysteresis value can

be set to 15, less than 50% of difference 150 and 116.

SARADC_VDET_THR1=133=8'b10000101,

HY_COEFF[3:0]=15=4'b1111

- 7) The third threshold voltage could be 181, the middle of 150 and 212 from 1) and 2). Hysteresis value can be set to 15, less than 50% of difference 116 and 212.

SARADC_VDET_THR2=150=8'b10010110

HY_COEFF[3:0]=15=4'b1111

Combining 5), 6), and 7), a single HY_COEFF[3:0]=15=4'b1111

Application Notes:

- **VDET_COEFFICIENT.HY_COEFF_REG0X14[3:0]** can be used to change the hysteresis range. The SARADC voltage needs to be lower than the hysteresis range to go into the lower level Key. On the other hand, voltage needs to be higher than the hysteresis range to go into a higher level key. This is shown by the dashed lines in Figure 35. If the voltage sampled is in the hysteresis range, the level needs to be compared to the previous state. For example, if the previous stat is Key 2 and the new sample is in the Key 1 hysteresis range, the logic will claim the status is still Key 2.
- **VDET_COEFFICIENT.ENABLE_LEVEL_REG0X14[10:8]** selects the number of keys being used. This means that if **ENABLE_LEVEL_REG0X14[10:8]** is set to 3'b010, only three keys, Key0, Key1, and Key2, will be supported. Threshold voltages are needed to set up to SARADC_VDET_THR2. Any voltage sampled above the level 2 threshold will be considered as Key Release.

10.3.1 SAR ADC

The SAR ADC is a simple ADC used to detect the voltage level on the MIC input pin to determine which of the 8 Keys have been pressed.

Once the SAR ADC has been enabled using **SAR_ADC.SAR_ENA_REG0X13[12]**, the SAR ADC enters a sampling phase. During this phase, the voltage level on the MIC input is sampled at a speed determined by **SAR_ADC.SAMPLE_SPEED_REG0X13[1:0]**. This time can be adjusted from 2μs to 16μs, doubling each step. During the sampling phase, the sample signal will be high together with the MSB and low with the LSB. It should be noted that the maximum input current of the ADC can be reduced by selecting a bigger input resistor in series with the sampling capacitor. The value of the input resistor can track the sampling time.

SAR_ADC.RES_SEL REG0X13[6:4]	Resistor value [Ohm]
000	35k
001	70k
010	170k
011	360k
1xx	short

Table 28: SAR ADC Current Limit Resistor Selection

After the sampling phase, the ADC enters a conversion phase that consists of eight compare cycles. Each of these compare cycles can last from 500ns to 4μs, doubling each step. To adjust the compare time use **SAR_ADC.COMP_SPEED_REG0X13[3:2]**.

It should be noted that **SAR_ADC.HV_SEL_REG0X13[7]** can be used to set the voltage of the 5V PMOS in the track & hold part of the ADC. Setting this register makes the back gate voltage equal to MICBAIS (0) or MICVDD (1). It is also important to set the gain setting in **SAR_ADC.SAR_TRACKGAIN_REG0X13[10:8]**. Because the output of MICBIAS is adjustable, the input voltage range of the ADC has to track the output voltage of MICBIAS. The table below shows how to set this register.

MIC_BIAS.MICBIASLVL1 REG0X74[2:0]	MICBIAS Level	SAR_TRACKGAIN REG0X13[10:8]
000	1.0*VDDA	000
001	1.0*VDDA	001
010	1.1*VDDA	010
011	1.2*VDDA	011
100	1.3*VDDA	100
101	1.4*VDDA	101
110	1.53*VDDA	110
111	1.53*VDDA	111

Table 29: SAR ADC MICBIAS Gain Tracking Settings

10.4 Jack Interrupt Sequence

The NAU88L24 includes an interrupt sequence feature that can detect various types of interrupts and trigger associated sequences. This system works by continually waiting for an interrupt to occur. Once an interrupt occurs, the x10 register is read to determine the type of interrupt while the x11 register is reset to prepare for further interrupts.

10.4.1 Jack Insert

This feature detects when a headset is inserted into the external headset jack interrupt and clears the x11 register to reset for further interrupts. The impedance measurement mode is setup to read the impedance of the headset and the successive approximation register is read to determine whether or not both the headphone and microphone need to be enabled. It then resumes waiting for further interrupts.




Figure 37: Jack Insert Flowchart

10.4.2 Jack Eject

This feature detects when a headset is ejected from the external headset jack interrupt and clears the x11 register to reset for further interrupts. The headphone and microphone are disabled accordingly and it resumes waiting for further interrupts.




Figure 38: Jack Eject Flowchart

10.4.3 Short Key Press

This feature detects the software programmable user defined actions as short or long key press interrupts and clears the x11 register to reset for further interrupts after reading the key. The feature then waits for a second interrupt and clears the x11 register to reset for further interrupts and reads the x10 register to determine the type of key press. The associated sequence is then triggered and it resumes waiting for further interrupts.




Figure 39: Short Key Press Flowchart

10.4.4 Key Release

This feature detects the edge case where the key press interrupt is not followed by a release interrupt until later on in the sequence and clears the x11 register to prepare for further interrupts.




Figure 40: Key Release Flowchart

11 Basic Register Sequences

The following register sequences are general guides to help setup the NAU88L24.

11.1 To enable V_{REF} and General Bias

1. Reset all registers by writing anything to register 0x00 twice
2. Set GPIO_SEL_REG0x1A[6]=1
3. Enable V_{REF} in high impedance mode by setting BIAS_ADJ.VMIDEN_REG0x66[6] = 1 and BIAS_ADJ.VMIDSEL_REG0x66[5:4] = 10
4. Wait for 2ms
5. Set BOOST.BIASEN_REG0x76[12] = 1
6. Set BOOST.PDVMDFAST_REG0x76[13] = 1
7. The chip is now ready to enable analog block functions.

11.2 Enable/Disable Input PGA

To Enable

1. Set PGA_GAIN.MUTEL_REG0x67[14] and PGA_GAIN.MUTER_REG0x67[6] = 1
2. Set POWER_UP_CONTROL.PUPR_REG0x7F[12] and POWER_UP_CONTROL.PUPR_REG0x7F[13] = 1
3. Select the input using FEPGA.FEPGA_MODEL_REG0x77[3:0] and FEPGA.FEPGA_MODER_REG0x77[7:4]
4. Set FEPGA_II.ACDC_CTRL_REG0x78[15:10] to the inputs used
5. Set BOOST.DISCHRG_REG0x76[11] = 1
6. Wait 1ms
7. Set BOOST.DISCHRG_REG0x76[11] = 0
8. Set FEPGA_II.ACDC_CTRL_REG0x78[15:10] = 0
9. Set FEPGA_ATTENUATION.FEPGA_ATTNL_REG0x7A[4:0], FEPGA_ATTENUATION.FEPGA_ATTNR_REG0x7A[12:8], FEPGA_II.FEPGA_GAINL_REG0x78[4:0], and FEPGA_II.FEPGA_GAINL_REG0x78[9:5]
10. Wait 10ms (or more depending on pop)
11. Set PGA_GAIN.MUTEL_REG0x67[13] and PGA_GAIN.MUTER_REG0x67[6] = 0

To Disable

12. Set PGA_GAIN.MUTEL_REG0x67[13] and PGA_GAIN.MUTER_REG0x67[6] = 1
13. Set POWER_UP_CONTROL.PUPR_REG0x7F[12] and POWER_UP_CONTROL.PUPR_REG0x7F[13] = 0

11.3 Enable analog ADC

1. Set ANALOG_ADC_2.PDNOTR_REG0x72[7] and ANALOG_ADC_2.PDNOTL_REG0x72[6] = 1
2. Set ANALOG_ADC_2.LFSRRESETN_REG0x72[5] = 0
3. Set ANALOG_ADC_2.LFSRRESETN_REG0x72[5] = 1 on next I2C command

11.4 Enable/Disable FLL

- It is assumed that V_{REF} , BOOST, BIASEN_REG0x76[12], and System Master Clock are running

To Enable

1. Set FLL_VCO_RSV.DCO_EN_REG0x09[15] = 0
2. Set FLL1.SYSCLK_SRC_REG0x03[15] = 0
3. Program the remaining FLL registers from FLL2_REG0x04 through FLL_VCO_RSV_REG0x09
4. Set FLL1.SYSCLK_SRC_REG0x03[15] = 1

To Disable

1. Set FLL_VCO_RSV.DCO_EN REG0X09[15] = 0
2. Set FLL1.SYSCLK_SRC REG0X03[15] = 0

To Enable Free Running Mode

1. Set FLL_VCO_RSV.DCO_EN REG0X09[15] = 0
2. Set FLL1.SYSCLK_SRC REG0X03[15] = 0
3. Set FLL_VCO_RSV.DCO_EN REG0X09[15] = 1
4. Set FLL1.SYSCLK_SRC REG0X03[15] = 1

To Enable Free Running Mode with Reference Clock

1. Set FLL_VCO_RSV.DCO_EN REG0X09[15] = 0
2. Set FLL1.SYSCLK_SRC REG0X03[15] = 0
3. Program the remaining FLL registers from FLL2 REG0X04 through FLL_VCO_RSV REG0X09
4. Set FLL1.SYSCLK_SRC REG0X03[15] = 1
5. Wait for the FLL to lock by monitoring the CSB pin
6. Disable/Remove reference clock

11.5 Enable/Disable DAC

To Enable

1. Setup the I2S to DAC paths
2. Set RDAC.CLK_DAC_EN REG0X73[9:8] = 11
3. Set RDAC.DACVREFSELLO REG0X73[3:2] = 10
4. Set RDAC.DAC_EN REG0X73[13:12] = 11
5. Set CHARGE PUMP AND POWER DOWN CONTROL.PD_DAC REG0X80[9:8] = 00

To Disable

1. Set RDAC.CLK_DAC_EN REG0X73[9:8] = 00
2. Set RDAC.DACVREFSELLO REG0X73[3:2] = 00
3. Set RDAC.DAC_EN REG0X73[13:12] = 00
4. Set CHARGE PUMP AND POWER DOWN CONTROL.PD_DAC REG0X80[9:8] = 11
5. Disable the I2S to DAC3 and DAC4 paths

11.6 Enable/Disable Class D Driver

- It is assumed that V_{REF}, BOOST.BIASEN REG0X76[12], System Master Clock, and the DAC are running

To Enable

6. Select an input by setting CLASSD_GAIN_2.CLASSDGAIN2L REG0X6E[4:0] and CLASSD_GAIN_1.CLASSDGAIN1R REG0X6D[12:8] = 0dB
7. Set ANALOG_CONTROL_2.ANALOG_CONTROL2 REG0X6A[3] = 1
8. Set CLASSD_GAIN_1.ENCLASSD REG0X6D[7] = 1
9. Ramp CLASSD_GAIN_2.CLASSDGAIN2L REG0X6E[4:0] and CLASSD_GAIN_1.CLASSDGAIN1R REG0X6D[12:8] to 12dB in 120ms by incrementing the gain by 1dB every 10ms

To Disable

6. Ramp CLASSD_GAIN_2.CLASSDGAIN2L REG0X6E[4:0] and CLASSD_GAIN_1.CLASSDGAIN1R REG0X6D[12:8] from 12dB to 0dB in 120ms by decrementing the gain by 1dB every 10ms
7. Set CLASSD_GAIN_1.ENCLASSD REG0X6D[7] = 0

11.7 Enable/Disable Headphone

- It is assumed that V_{REF}, BOOST.BIASEN REG0X76[12], System Master Clock, and the DAC are running

To Enable

1. Set CHARGE PUMP AND POWER DOWN CONTROL.RNIN REG0X80[5] = 1 (Charge pump on.)
2. Set CHARGE PUMP AND POWER DOWN CONTROL.PULL_SPKR_DWN REG0X80[13:12] = 11 (HS R&L speaker power down.)
3. Set ENABLE_LO.TESTDAC REG0X6B[15:14] = 11 (Force HS R&L DAC 0.)

4. Set ATT_PORT0.ATT0HSL REG0X7B[4:0] and ATT_PORT0.ATT0HSR REG0X7B[12:8] = -30dB (Adjust RDAC and LDAC HS attenuation to -30dB)
5. Set ENABLE_LO.ENHSL REG0X6B[1:0] and ENABLE_LO.ENHSR REG0X6B[3:2] = 01(enable DAC right to right headphone output, DAC left input to left headphone output.)
6. Set BOOST.NAMP_THRSHLD REG0X76[1:0] and BOOST.PAMP_THRSHLD REG0X76[3:2] = 11 (adjust HS boost p/n driver current; 11 for minimum current.)
7. Set TRIM_SETTINGS.DRV_IBCTRHS REG0X68[15] = 1 (enable HS current trim.)
8. Set POWER_UP_CONTROL.PUP_DRV_INSTG REG0X7F[3:2] = 11 (power up output driver.)
9. Set POWER_UP_CONTROL.PUP_MAIN_DRV REG0X7F[1:0] = 11 on next I2C command (Power up main driver.)
10. Set CHARGE_PUMP_AND_POWER_DOWN_CONTROL.PULL_SPKR_DWN REG0X80[13:12] = 00 on next I2C command (HS R&L speaker power up.)
11. Set ENABLE_LO.TESTDAC REG0X6B[15:14] = 00 on next I2C command. (HS R&L DAC power up.)
12. ATT_PORT0.ATT0HSL REG0X7B[4:0] and ATT_PORT0.ATT0HSR REG0X7B[12:8] to 0dB in 300ms by incrementing the gain 1dB every 10ms

To Disable

1. Ramp ATT_PORT0.ATT0HSL REG0X7B[4:0] and ATT_PORT0.ATT0HSR REG0X7B[12:8] from 0dB to -30dB in 300ms by decrementing the gain 1dB every 10ms
 2. Set ENABLE_LO.TESTDAC REG0X6B[15:14] = 11 on next I2C command
 3. Set POWER_UP_CONTROL.PUP_MAIN_DRV REG0X7F[1:0] = 00 and CHARGE_PUMP_AND_POWER_DOWN_CONTROL.PULL_SPKR_DWN REG0X80[13:12] = 11 on next I2C command
 4. SET POWER_UP_CONTROL.PUP_DRV_INSTG REG0X7F[3:2] = 00 on next I2C command
- The disable sequence is only necessary when a headset is connected. If the headset is disconnected, everything can be powered down at once.

11.8 Enable DAC to Headphone Low Power MP3 Playback Mode

- It is assumed that the DAC to headphone path is running and the System Clock is running. VDDC needs to be set to 1.2V for lowest power, FS = 44.1kHz, 16 bits

1. Set TRIM_SETTINGS.DRV_IBCTRHS REG0X68[15] = 0
2. Set TRIM_SETTINGS.DRV_ICUTHS REG0X68[14] = 1
3. Set BOOST.BOOSTDIS REG0X76[8] = 1
4. Set RDAC.DACVREFSELLO REG0X73[3:2] = 00
5. Set BIAS_ADJ.BIASADJ REG0X66[1:0] = 10
6. Set DAC_FILTER_CTRL_1.DAC_RATE REG0X25[2:0] = 100
7. Set FLL1.CLK_DAC_SRC REG0X03[5:4] = 11
8. Set DAC_FILTER_CTRL_1.DISABLE_DEM REG0X25[15] = 1

11.9 Enable DAC to Class D Low Power MP3 Playback Mode

- It is assumed that the DAC to headphone path is running and the System Clock is running. VDDC needs to be set to 1.2V and VDDSPK needs to be set to 2.5V for lowest power, FS = 44.1kHz, 16 bits

1. Set RDAC.DACVREFSELLO REG0X73[3:2] = 00
2. Set BIAS_ADJ.BIASADJ REG0X66[1:0] = 10
3. Set DAC_FILTER_CTRL_1.DAC_RATE REG0X25[2:0] = 100
4. Set FLL1.CLK_DAC_SRC REG0X03[5:4] = 11
5. Set DAC_FILTER_CTRL_1.DISABLE_DEM REG0X25[15] = 1

11.10 Jack Detection

- It is assumed not in sleep mode
1. Set bias circuit by BIAS_ADJ.VMID REG0X66[6] =1 and BIAS_ADJ.VMIDSEL[1:0] REG0X66[5:4] =1, after 2ms

2. Set enable global analog bias by BOOST.BIASEN REG0X76[12] =1 and VMID pre-charge disabled by BIAS_ADJ.PVDMDFST REG0X76[13] =1
3. Set MIC bias output =VDDA by MIC_BIAS.MICBIASLVL1[2:0] REG0x74[2:0] =0, then turn on mic bias MIC_BIAS.POWERUP REG74[8]=1
4. Set jack ejection de-bounce time =10ms by JACK_DET_CTRL.EJECT_DT[1:0] REG0XD[3:2] =2;
5. Optimize SARADC by following settings; SAR_ADC.RES_SEL[2:0] REG0X13[6:4]=1;
SAR_ADC.COMP_SPEED[1:0] REG0X13[3:2]=1; SAR_ADC.SAMPLE_SPEED[1:0] REG0X13[1:0]=1
6. Enable SAR ADC clock by CLK_GATING_ENA.CLK_SAR_EN REG0x2[3]=1

12 Register Map

REG	Function
1	<u>ENA CTRL</u>
2	<u>CLK GATING ENA</u>
3	<u>CLK DIVIDER</u>
4	<u>FLL1</u>
5	<u>FLL2</u>
6	<u>FLL3</u>
7	<u>FLL4</u>
8	<u>FLL5</u>
9	<u>FLL6</u>
A	<u>FLL VCO RSV</u>
D	<u>JACK DET CTRL</u>
F	<u>INTERRUPT SETTING 1</u>
10	<u>IRQ</u>
11	<u>CLEAR INT REG</u>
12	<u>INTERRUPT SETTING</u>
13	<u>SAR ADC</u>
14	<u>VDET COEFFICIENT</u>
15	<u>VDET THRESHOLD 1</u>
16	<u>VDET THRESHOLD 2</u>
17	<u>VDET THRESHOLD 3</u>
18	<u>VDET THRESHOLD 4</u>
1A	<u>GPIO SEL</u>
1C	<u>PORT0 I2S PCM CTRL 1</u>
1D	<u>PORT0 I2S PCM CTRL 2</u>
1E	<u>PORT0 LEFT TIME SLOT</u>
1F	<u>PORT0 RIGHT TIME SLOT</u>
20	<u>TDM CTRL</u>
23	<u>ADC HPF FILTER</u>
24	<u>ADC FILTER CTRL</u>
25	<u>DAC FILTER CTRL 1</u>
26	<u>DAC FILTER CTRL 2</u>
27	<u>NOTCH FILTER 1</u>
28	<u>NOTCH FILTER 2</u>
29	<u>EQ1 LOW</u>
2A	<u>EQ2 EQ3</u>
2B	<u>EQ4 EQ5</u>
2D	<u>ADC CH0 DGAIN CTRL</u>
2E	<u>ADC CH1 DGAIN CTRL</u>
2F	<u>ADC CH2 DGAIN CTRL</u>
30	<u>ADC CH3 DGAIN CTRL</u>
31	<u>DAC MUTE CTRL</u>
32	<u>DAC CH0 DGAIN CTRL</u>
33	<u>DAC CH1 DGAIN CTRL</u>
34	<u>ADC TO DAC ST</u>
38	<u>DRC KNEE IP12 ADC CH01</u>
39	<u>DRC KNEE IP34 ADC CH01</u>
3A	<u>DRC SLOPE ADC CH01</u>
3B	<u>DRC ATKDCY ADC CH01</u>
3C	<u>DRC KNEE IP12 ADC CH23</u>

REG	Function
3D	<u>DRC KNEE IP34 ADC CH23</u>
3E	<u>DRC SLOPE ADC CH23</u>
3F	<u>DRC ATKDCY ADC CH23</u>
40	<u>DRC GAINL ADC0</u>
41	<u>DRC GAINL ADC1</u>
42	<u>DRC GAINL ADC2</u>
43	<u>DRC GAINL ADC3</u>
45	<u>DRC KNEE IP12 DAC</u>
46	<u>DRC KNEE IP34 DAC</u>
47	<u>DRC SLOPE DAC</u>
48	<u>DRC ATKDCY DAC</u>
49	<u>DRC GAIN DAC CH0</u>
4A	<u>DRC GAIN DAC CH1</u>
4C	<u>MODE</u>
4D	<u>MODE1</u>
4E	<u>MODE2</u>
50	<u>CLASSG</u>
51	<u>OPT EFUSE</u>
53	<u>OTPDOUT 1</u>
54	<u>OTPDOUT 2</u>
55	<u>MISC CTRL</u>
56	<u>I2C TIMEOUT</u>
57	<u>TEST MODE</u>
58	<u>I2C DEVICE ID</u>
59	<u>SAR ADC DATA OUT</u>
66	<u>BIAS ADJ</u>
67	<u>PGA GAIN</u>
68	<u>TRIM SETTINGS</u>
69	<u>ANALOG CONTROL 1</u>
6A	<u>ANALOG CONTROL 2</u>
6B	<u>ENABLE LO</u>
6C	<u>GAIN LO</u>
6D	<u>CLASSD GAIN 1</u>
6E	<u>CLASSD GAIN 2</u>
71	<u>ANALOG ADC 1</u>
72	<u>ANALOG ADC 2</u>
73	<u>RDAC</u>
74	<u>MIC BIAS</u>
75	<u>HS VOLUME CONTROL</u>
76	<u>BOOST</u>
77	<u>FEPGA</u>
78	<u>FEPGA II</u>
79	<u>FEPGA SE</u>
7A	<u>FEPGA ATTENUATION</u>
7B	<u>ATT PORT0</u>
7C	<u>ATT PORT1</u>
7F	<u>POWER UP CONTROL</u>
80	<u>CHARGE PUMP AND POWER DOWN CONTROL</u>
81	<u>CHARGE PUMP INPUT READ</u>

REG	Function	Name	Bit																Description
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	ENA_CTL	DMIC_LCH_E DGE_ADC_C H23																	DMIC Signal Channel 23 0: Left = Falling Right = Rising 1: Left = Rising Right = Falling
		DMIC_LCH_E DGE_ADC_C H01																	DMIC Signal Channel 01 0: Left = Falling Right = Rising 1: Left = Rising Right = Falling
		ADC_OP_OFF																	ADC filter 1 = Turn Off ADC filter 0 = Turn On ADC filter
		SLEEP4JACK																	Interrupt Sleep Mode for Jack detection 1 = Jack detection works with MCLK 0 = Jack detection work without MCLK
		ADC_CH3_DM IC_MODE																	ADC Path Channel 3 DMIC MODE 1 = DMIC ON 0 = DMIC OFF
		ADC_CH2_DM IC_MODE																	ADC Path Channel 2 DMIC MODE 1 = DMIC ON 0 = DMIC OFF
		ADC_CH1_DM IC_MODE																	ADC Path Channel 1 DMIC MODE 1 = DMIC ON 0 = DMIC OFF
		ADC_CH0_DM IC_MODE																	ADC Path Channel 0 DMIC MODE 1 = DMIC ON 0 = DMIC OFF
		DAC_CH1_EN																	DAC Path Channel 1 Enable 1 = ON 0 = OFF
		DAC_CH0_EN																	DAC Path Channel 0 Enable 1 = ON 0 = OFF
		ADC_CH3_EN																	ADC Path Channel 3 Enable 1 = ON 0 = OFF
		ADC_CH2_EN																	ADC Path Channel 2 Enable 1 = ON 0 = OFF
		ADC_CH1_EN																	ADC Path Channel 1 Enable 1 = ON 0 = OFF
		ADC_CH0_EN																	ADC Path Channel 0 Enable 1 = ON 0 = OFF
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
2	CLK_GATING_ENA	CLK_ADC_CH 23_EN																	CLOCK gating enable for ADC channel 23 1 = Enable 0 = Disable
		CLK_ADC_CH 01_EN																	CLOCK gating enable for ADC channel 1 1 = Enable 0 = Disable
		CLK_DAC_CH 1_EN																	CLOCK gating enable for DAC channel 1 1 = Enable 0 = Disable
		CLK_DAC_CH 0_EN																	CLOCK gating enable for DAC channel 0 1 = Enable 0 = Disable
		CLK_DACHPF_EN																	CLOCK gating enable for DAC High pass Filter/DAC Equalizer 1 = Enable 0 = Disable
																			reserved
		CLK_DAC_PL																	DAC clock polarity 1 = Inverted 0 = Not Inverted
		CLK_ADC_PL																	ADC clock polarity 1 = Inverted 0 = Not Inverted

		CLK_I2S_EN																CLOCK gating enable for I2S (for master mode) 1 = Enable 0 = Disable
		CLK_GAIN_EN																CLOCK gating enable for gain control 1 = Enable 0 = Disable
		CLK_OTP_EN																CLOCK gating enable for OTP (when MCLK present, HP trimmed part need to turn it on.) 1 = Enable 0 = Disable
		CLK_SAR_EN																CLOCK gating enable for SAR 1 = Enable 0 = Disable
		CLK_EQ_EN																CLOCK gating enable for EQ /Notch filter(Need CLK_DACHPF_EN on.) 1 = Enable 0 = Disable
		CLK_DM_EN																CLOCK gating enable for DMIC channel 23 1 = Enable 0 = Disable
		CLK_DRC_EN																CLOCK gating enable for DRC 1 = Enable 0 = Disable
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
3	CLK_DIVIDER	SYSCLK_SRC																Master CLOCK sources 1 = VCO 0 = MCLK In
		CLK_CODEC_SRC																ADC clock and DAC clock source selection 1 = from SYSCLK_SRC 0 = from internal MCLK
		CLK_DMIC_SRC																Scaling MCLK for DMIC clock 000 = MCLK 001 = 1/2 010 = 1/4 011 = 1/8 100 = 1/16 101 = 1/32
		CLK_GPIO_SRC																Scaling MCLK for GPIO clock divider 00 = 1/8 01 = MCLK 10 = 1/2 11 = 1/4
		CLK_ADC_SRC																Scaling for ADC clock 00 = from CODEC SCR 01 = 1/2 10 = 1/4 11 = 1/8
		CLK_DAC_SRC																Scaling for DAC clock 00 = from CODEC SCR 01 = 1/2 10 = 1/4 11 = 1/8
		MCLK_SRC																Scaling for Master clock 0000 = 1 0001 = Inverted 0010 = 1/2 0011 = 1/4 0100 = 1/8 0101 = 1/16 0110 = 1/32 0111 = 1/3 1000 = 1 1001 = inverted 1010 = 1/6 1011 = 1/12 1100 = 1/24
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
4	FLL1	FLLISELDAC																Recommended default 000 FLL: Increase the drive strength of the FLL DAC.
		ICTRL_LATCH																FLL DSP speed capability control. When FLL running at high frequency with long decimal number, DSP needs to operate at high speed. By adjusting ICTRL_LATCH, FLL DSP can optimize between performance and power consumption (111 has highest power consumption for FLL DSP.) On the other hand, (DCO frequency)/(FLL input reference frequency)=integer, default setting can be used to reduce power. The strength of This register is using thermometer coding. This register is using thermometer coding. 000 = Default 001 = 1x 011 = 2x 111 = 3x
		ICTRL_V2I																Amp half bias-current selector. Amp bias current must be reduced to 50% of its nominal value 00 = No Power Reduction 01 = Half Bias Current on FLL_BIAS_AMP2X 10 = Half Bias Current on FLL_BIAS_AMP 11 = Half Current on Both Amps

[illegible]

[illegible]

1 0	IRQ	ANALOG_INT_P_REG																Interrupt signal from analog logic
		APR_EMERG_SHTDWN																APR emergency short circuit shutdown IQR
		RMS_INT																Impedance measurement interrupt IQR status
		KEY_RELEASE																Key release for key detection IQR status
		LONG_KEY																Long key detection IQR status
		SHORT_KEY																Short key detection IQR status
		JACK_EJCT																Reserved, should be 0
		JACK_DET																Jack insertion IQR status. When in sleep mode, host need to de-bounce and issue CLOCK power up
		Default	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	Read Only
1 1	CLEAR_INT_REG	CLR_REG10_INT_SIG																Write Operation: Write bits[15:0] clear REG10 [15:0] Write to bits that you want to reset to 0. The write command only resets the rightmost bit. Read Operation: REG11[7:0]--- RD_SAR level Key Detection statuses for each Key Bit 0 = Key 0 Bit 1 = Key 1 Bit 2 = Key 2 Bit 3 = Key 3 Bit 4 = Key 4 Bit 5 = Key 5 Bit 6 = Key 6 Bit 7 = Key 7
		Default	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	Read/Write
1 2	INTERRUPT_SETTING	IRQ_POLARITY																Default IRQ Logic 1 = Active High 0 = Active Low
		IRQ_PS																IQR Pin Pull select 0 = Pull Down 1 = Pull Up
		IRQ_PE																IQR Ping Pull enable 1 = Enable 0 = Disable
		IRQ_DS																1 = High drive current 0 = Low drive current
																		Reserved
		KEY0_RELEASE_INT_DIS																Key_0 Release Interrupt Disable Control 1 = Disable 0 = Enable
		LONG_KEY0_INT_DIS																Key_0 Long Key Interrupt Disable Control 1 = Disable 0 = Enable
		SHRT_SHTDWN_INT_DIS																Short circuit shutdown interrupt disable control 1 = Disable 0 = Enable
		RMS_INT_DIS																RMS impedance measurement interrupt disable control 1 = Disable 0 = Enable
		KEY_RELEASE_INT_DIS																Key release Interrupt disable control 1 = Disable 0 = Enable
		LONG_KEY_INT_DIS																Long Key interrupt disable control 1 = Disable 0 = Enable
		SHORT_KEY_INT_DIS																Short Key interrupt disable control 1 = Disable 0 = Enable
		MIC_DET_INT_DIS																MIC Detection/Headset Configuration interrupt disable control 1 = Disable 0 = Enable
		JACK_EJECT_INT_DIS																Jack Ejection interrupt disable control 1 = Disable 0 = Enable
		JACK_DET_INT_DIS																Jack Insertion/Detection interrupt disable control 1 = Disable 0 = Enable
		Default	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0x1000

1 3	SAR_ADC	SAR_OUT_IN_V																SAR output invert enable 1 = Enable 0 = Disable
		SAR_ENA																SAR Enable 1 = Enable 0 = Disable
		INPUT_SEL																SAR input selection 1 = 1 0 = 0
		SAR_TRACKGAIN																Should be same as MIC_BIAS.MICBIASLVL1 . See SAR_ADC for more information
		HV_SEL																High voltage selection register setting 1 = Enable (Supply from VDDMIC) 0 = Disable (Supply from MICBIAS)
		RES_SEL																SAR series resistor, default set = 001 00 = 35k Ohms 001 = 70k Ohms 010 = 170k Ohms 011 = 360k Ohms 1xx = Short
		COMP_SPEED																Time setting for compare cycle. The total conversion has 8 compare cycles. 00 = 500ns 01 = 1us 10 = 2us 11 = 4us
		SAMPLE_SPEED																Sampling phase time. 00 = 2us 01 = 4us 10 = 8us 11 = 16us
		Default	0	0	0	0	0	0	0	0	0	0	1	0	1	0	1	0x0015
1 4	VDET_COEFFICIENT																	Reserved
		LONGKEY_DT																Long Key Detection De-bounce Time 0 = 500ms 1 = 1s
		SHORTKEY_DT																Short Key Detection De-bounce Time 00 = 30ms 01 = 50ms 10 = 100ms
																		Reserved
		ENABLE_LEVEL																Enable Digital Threshold Level Control 000 = Enable Key 0 Threshold Level 001 = Enable Until Key 1 Threshold Level 010 = Enable Until Key 2 Threshold Level 011 = Enable Until Key 3 Threshold Level 100 = Enable Until Key 4 Threshold Level 101 = Enable Until Key 5 Threshold Level 110 = Enable Until Key 6 Threshold Level 111 = Enable Until Key 7 Threshold Level
		SARADC_VDET_COEFF																Digital Low Pass Filter Voltage Detection Coefficient $Y_n = \alpha X_n + (1-\alpha)Y_{n-1}$ $\alpha = 1/(2^{\text{coeff}})$
		HY_COEFF																Hysteresis Coefficient $\Delta = \text{HY_COEFF}$ Coefficient ranges from 0-15 matching the binary value. Each Level Threshold voltage would add hysteresis. Threshold_ON = SARADC_VDET_THR _x - Δ Threshold_OFF = SARADC_VDET_THR _x + Δ x is number from 0 to 7 SAR ADC Level is from Low to High Voltage, Level 0 is lowest voltage
		Default	0	0	0	0	0	0	0	1	0	0	0	1	0	0	0	0x0110
1 5	VDET_THRESHOLD_1	SARADC_VDET_THR0																Key 0 SAR ADC Threshold Level Control. Binary values from 0 to 255(Lowest Voltage)
		SARADC_VDET_THR1																Key 1 SAR ADC Threshold Level Control. Binary values from 0 to 255
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
1 6	VDET_THRESHOLD_2	SARADC_VDET_THR2[7:0]																Key 2 SAR ADC Threshold Level Control. Binary values from 0 to 255
		SARADC_VDET_THR3																Key 3 SAR ADC Threshold Level Control. Binary values from 0 to 255
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
1 7	VDET_THRESHOLD_3	SARADC_VDET_THR4[7:0]																Key 4 SAR ADC Threshold Level Control. Binary values from 0 to 255
		SARADC_VDET_THR5																Key 5 SAR ADC Threshold Level Control. Binary values from 0 to 255
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000

18	VDET_TH RESHOLD_4	SARADC_VDET_THR6[7:0]																	Key 6 SAR ADC Threshold Level Control. Binary values from 0 to 255
		SARADC_VDET_THR7																	Key 7 SAR ADC Threshold Level Control. Binary values from 0 to 255 (Highest Voltage)
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
1A	GPIO_SE L																		Reserved, [6] need to set to 1 to reduce leakage current
		GPIO1POL																	GPIO1 polarity inversion control 0 = Normal logic sense of GPIO signal 1 = Inverted logic sense of GPIO signal
		GPIO1SEL																	CSB/GPIO1 function select (input default) 000 = use as input subject to MODE pin#33 input logic level 001 = reserved 010 = reserved 011 = DAC auto mute condition (logic 1 = one or both DACs auto muted) 100 = output divided FLL clock 101 = FLL locked condition (logic 1 = PLL locked) 110 = output set to logic 1 condition 111 = output set to logic 0 condition
		Default	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0x0040
1C	PORT0_I2S_PCM_C TRL_1	DACCM																	DAC companding mode control 00 = Off (normal linear operation) 01 = Reserved 10 = U-law companding 11 = A-law companding
		ADCCM																	ADC companding mode control 00 = Off (normal linear operation) 01 = Reserved 10 = U-law companding 11 = A-law companding
		ADDAP																	DAC audio data input option to route directly from ADC data stream 0 = No pass through, normal operation 1 = ADC output data stream routed to DAC input data path
		CMB8																	8-bit word enable for companding mode of operation 0 = Normal operation (no companding) 1 = 8-bit operation for companding mode
		UA_OFF																	uLaw offset 0 = 1's complement 1 = 2's complement
		BCP																	Bit clock phase inversion option for BCLK 0 = Normal phase 1 = Input logic sense inverted
		LRP																	PCMA and PCMB left/right word order control 0 = Right Justified/Left Justified/I2S/PCMA mode 1 = PCMB Mode Enable: MSB is valid on 1st rising edge of BCLK after rising edge of FS
		DACPHS																	DAC audio data left-right ordering 0 = left DAC data in left phase of LRP 1 = left DAC data in right phase of LRP (left-right reversed)
		WLEN																	Port Word length (24-bits default) of audio data stream 00 = 16-bit word length 01 = 20-bit word length 10 = 24-bit word length 11 = 32-bit word length
		AIFMT																	Port Audio interface data format (default setting is I2S) 00 = Right justified 01 = Left justified 10 = Standard I2S format 11 = PCMA or PCMB audio data format option
		Default	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	0x000b
1D	PORT0_I2S_PCM_C TRL_2	I2S_TRI																	I2S tri enable 0 = Normal mode (Check ADCDAT_OE) 1 = Output high Z (ADCOUT pad output disable)
		I2S_DRV																	I2S drive state 0 = Normal mode (check I2S_TRI) 1 = Always out
		LRC_DIV																	LRC divide coefficient setting 00 = 1/256 01 = 1/128 10 = 1/64 11 = 1/32

		PCM_TS																0 = Only PCM_A_MODE or PCM_B_MODE (STEREO Only) can be used when PCM Mode is selected 1 = Time slot function enable for PCM mode
		TRI																Without TDM mode 0 = Drive the full Clock of LSB 1 = Tri-State the 2nd half of LSB
		PCM8BIT																0 = Use PORT0_I2S_PCM_CTRL_1.WLEN to select Word Length 1 = PCM Select 8-bit word length
		ADCDAT_PE																ADCDAT IO Pull Enable (When I2S_TRI=0, set ADCOUT output pull condition.) 1 = Enable 0 = Disable
		ADCDAT_PS																ADCDAT IO Pull Up/Down Enable (After ADCDAT_PE=1) 1 = Pull Up 0 = Pull Down
		ADCDAT_OE																0 = ADCDAT is not always out (when no data out, ADCOUT pin becomes high Z) 1 = ADCDAT always out
		MS																Master/Slave Mode Enable 0 = Slave Mode 1 = Master Mode When using as master mode, 0x2[7]=1
		BCLKDIV																BCLK DIVIDE Coefficient Setting 000 = 1 001 = 1/2 010 = 1/4 011 = 1/8 100 = 1/16 101 = 1/32
		Default	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0x0010
1 E	PORT0_LEFT_TIME_SLOT																	Reserved
		TSLOT_L																Left channel PCM time slot start value when PCM_TS =1, both TSLOT_L and TSLOT_R need to set different values: N*WordLength+1 Or PCM TDM Offset Mode Slot start value when in TDM_CTRL both TDM and PCM_OFFSET_MODE_CTRL both are 1 Shift value= N*WordLength+1. 4 channels will shift together and need have enough channels available > 4 channels
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
1 F	PORT0_RIGHT_TIME_SLOT	FS_ERR_CMP_SEL																Triggers short frame sync signal if frame sync is less than 00 = 252 x MCLK 01 = 253 x MCLK 10 = 254 x MCLK 11 = 255 x MCLK
		DIS_FS_SHORT_DET																Short Gram Sync detection logic Enable 0 = Enable 1 = Disable
		TSLOT_R																Right channel PCM time slot start value when PCM_TS =1 both TSLOT_L0 and TSLOT_R0 need to set different values: N*WordLength+1 And unused for PCM TDM Offset Mode
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
2 0	TDM_CTRL	TDM_MODE																0 = Normal 1 = TDM mode
		TDM_PCM_TS_MODE																PCM time slot under TDM mode 1 = Time slot function enable for PCM mode
		DAC_LSEL																DAC left channel source I2S TDM mode with Reg0x1C.AIFMT[1:0] =1 00 = Slot 0 of left 01=Slot 1 of left PCM TDM MODE 00=CH0 01=CH1 10=CH2 11=CH3
		DAC_RSEL																DAC right channel I2S TDM mode with Reg0x1C.AIFMT[1:0] =1 00 = Slot 0 of right 01=Slot 1 of right PCM TDM 00=CH0 01=CH1 10=CH2 11=CH3
		ADC_TXEN																ADC TX out enable for channel 0, 1, 2, 3
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
2 3	ADC_HPF_FILTER	HPFEN_ADC_CH23																ADC HPF Enable for Channel 2/3 1 = Enable 0 = Disable
		HPFAM_ADC_CH23																ADC HPF Application Mode for Channel 2/3

[illegible]

		DAC_STEP_SEL																	DAC OUT Step selection 0xx = Use Internal step 100 = Clock DAC 101 = Delay 1 cycles of MCLK 110 = Delay 2 cycles of MCLK 111 = Delay 3 cycles of MCLK
		DACPL																	DAC Output polarity 0 = Non-Inverted 1 = Inverted
		DACIN_SRC																	DAC Source Select 000 = From DRC OUT 001 = From HPF/EQ/NF OUT 010 = From SIN OUT 011 = From U/A Decode OUT 100 = From Mixer OUT
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
27	NOTCH_FILTER_1	NFU1																	Update bit feature for simultaneous change of all notch filter parameters. 1 = Register write operation causes new NOTCH FILTER 1 (Reg27) value and any pending value in NOTCH FILTER 2 (Reg28) to go into effect. 0 = Register write causes new value to be pending an update bit event on NOTCH FILTER 2 (Reg28)
		NFEN																	Notch filter control bit 0 = Disabled 1 = Enabled
		NFA0																	Notch filter A0 coefficient least significant bits. See text and table for details.
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
28	NOTCH_FILTER_2	NFU2																	Update bit feature for simultaneous change of all notch filter parameters. 1 = Register write operation causes new NOTCH FILTER 2 (Reg28) value and any pending value in NOTCH FILTER 1 (Reg27) to go into effect. 0 = Register write causes new value to be pending an update bit event on NOTCH FILTER 1 (Reg27)
		NOTCH_DLY_DIS																	0 = Inserts 512 samples delay when the notch filter is turned on, to reduce "ping noise" 1 = Disabled
		NFA1																	Notch filter A1 coefficient least significant bits. See table and text for details.
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
29	EQ1_LOW	FS_ERR_FLUSH																	Reset filter value 1 = Reset 0 = Default
		EQON																	Reserved
		EQMODE																	EQ enable 1 = Enable 0 = Disable
		EQ1BW																	Equalizer and 3D audio processing block assignment. 0 = Block operates on digital stream from ADC 1 = Block operates on digital stream to DAC (default on reset)
		EQ1C																	Equalizer Band 1 Bandwidth Control 0 = Narrow bandwidth 1 = Wide bandwidth
		EQ1G																	Equalizer Band 1 -3dB cut-off frequency selection 00 = 80Hz 01 = 105Hz (default) 10 = 135Hz 11 = 175Hz
		Default	0	0	0	1	0	0	0	1	0	0	1	0	1	1	0	0	EQ Band 1 digital gain control. Expressed as a gain or attenuation in 1dB steps 00000 = +12dB 00001 = +11dB 01100 = 0dB (default) 10111 = -11dB 11000 = -12dB 0x112c

2 A	EQ2_EQ3	EQ3BW																Equalizer Band 3 Bandwidth Control 0 = Narrow bandwidth 1 = Wide bandwidth
		EQ3C																Equalizer band 3 Band pass center frequency selection 00 = 650Hz 01 = 850Hz (default) 10 = 1.1kHz 11 = 1.4Hz
		EQ3G																EQ Band 3 digital gain control. Expressed as a gain or attenuation in 1dB steps 00000 = +12dB 00001 = +11dB ▼ 01100 = 0dB (default) ▼ 10111 = -11dB 11000 = -12dB
		EQ2BW																Equalizer Band 2 Bandwidth Control 0 = Narrow bandwidth 1 = Wide bandwidth
		EQ2C																Equalizer band 2 Band pass center frequency selection 00 = 230Hz 01 = 300Hz (default) 10 = 285Hz 11 = 500Hz
		EQ2G																EQ Band 2 digital gain control. Expressed as a gain or attenuation in 1dB steps 00000 = +12dB 00001 = +11dB ▼ 01100 = 0dB (default) ▼ 10111 = -11dB 11000 = -12dB
		Default	0	0	1	0	1	1	0	0	0	1	0	1	1	0	0	0x2c2c
2 B	EQ4_EQ5	EQ5BW																Equalizer Band 5 Bandwidth Control 0 = Narrow bandwidth 1 = Wide bandwidth
		EQ5C																Equalizer band 5 -3dB cut-off frequency selection 00 = 5.3kHz 01 = 6.9kHz (default) 10 = 9.0kHz 11 = 11.7kHz
		EQ5G																EQ Band 5 digital gain control. Expressed as a gain or attenuation in 1dB steps 00000 = +12dB 00001 = +11dB ▼ 01100 = 0dB (default) ▼ 10111 = -11dB 11000 = -12dB
		EQ4BW																Equalizer Band 4 Bandwidth Control 0 = Narrow bandwidth 1 = Wide bandwidth
		EQ4C																Equalizer band 4 Band pass center frequency selection 00 = 1.8kHz 01 = 2.4kHz (default) 10 = 3.2kHz 11 = 4.1kHz
		EQ4G																EQ Band 4 digital gain control. Expressed as a gain or attenuation in 1dB steps 00000 = +12dB 00001 = +11dB ▼ 01100 = 0dB (default) ▼ 10111 = -11dB 11000 = -12dB
		Default	0	0	1	0	1	1	0	0	0	0	1	0	1	1	0	0x2c2c
2 D	ADC_CH0_DGAIN_CTRL	DACTOADC_ATTU_CH0																DAC to ADC Ch0 Attenuation 0000 = mute 0010 = -128dB 0011 = -36dB 0100 = -33dB 0101 = -30dB 0110 = -27dB 0111 = -24dB 1000 = -21dB 1001 = -18dB 1010 = -15dB 1011 = -12dB 1100 = -9dB 1101 = -6dB 1110 = -3dB 1111 = 0dB

		DACTOADC_CH0_SEL																DAC to ADC CH Select 0 = CH0 1 = CH1
		ADC_CH0_SE_L																ADC mixer selection 00 = CH0 01 = CH1 10 = CH2 11 = CH3
		DGAIN_ADC_CH0																ADC Ch0 Gain, increments in 0.5dB steps 0x000 = -128dB 0x001 = -127.5dB ▼ 0x100 = 0dB (default) ▼ 0x163 = +49.5dB 0x164 = +50dB
		Default	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0x0100
2 E	ADC_CH1 _DGAIN_ CTRL	DACTOADC_ATTU_CH1																DAC to ADC Ch1 Attenuation 0000 = mute 0010 = -128dB 0011 = -36dB 0100 = -33dB 0101 = -30dB 0110 = -27dB 0111 = -24dB 1000 = -21dB 1001 = -18dB 1010 = -15dB 1011 = -12dB 1100 = -9dB 1101 = -6dB 1110 = -3dB 1111 = 0dB
		DACTOADC_CH1_SEL																DAC to ADC CH Select 0 = CH0 1 = CH1
		ADC_CH1_SE_L																ADC mixer selection 00 = CH0 01 = CH1 10 = CH2 11 = CH3
		DGAIN_ADC_CH1																ADC Ch1 Gain, increments in 0.5dB steps 0x000 = -128dB 0x001 = -127.5dB ▼ 0x100 = 0dB (default) ▼ 0x163 = +49.5dB 0x164 = +50dB
		Default	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0x0100
2 F	ADC_CH2 _DGAIN_ CTRL	DACTOADC_ATTU_CH2																DAC to ADC Ch2 Attenuation 0000 = mute 0010 = -128dB 0011 = -36dB 0100 = -33dB 0101 = -30dB 0110 = -27dB 0111 = -24dB 1000 = -21dB 1001 = -18dB 1010 = -15dB 1011 = -12dB 1100 = -9dB 1101 = -6dB 1110 = -3dB 1111 = 0dB
		DACTOADC_CH2_SEL																DAC to ADC CH Select 0 = CH0 1 = CH1
		ADC_CH2_SE_L																ADC mixer selection 00 = CH0 01 = CH1 10 = CH2 11 = CH3
		DGAIN_ADC_CH2																ADC Ch2 Gain, increments in 0.5dB steps 0x000 = -128dB 0x001 = -127.5dB ▼ 0x100 = 0dB (default) ▼ 0x163 = +49.5dB 0x164 = +50dB
		Default	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0x0100
3 0	ADC_CH3 _DGAIN_ CTRL	DACTOADC_ATTU_CH3																DAC to ADC Ch3 Attenuation 0000 = mute 0010 = -128dB 0011 = -36dB 0100 = -33dB 0101 = -30dB 0110 = -27dB 0111 = -24dB 1000 = -21dB 1001 = -18dB 1010 = -15dB 1011 = -12dB 1100 = -9dB 1101 = -6dB 1110 = -3dB 1111 = 0dB
		DACTOADC_CH3_SEL																DAC to ADC CH Select 0 = CH0 1 = CH1

		ADC_CH3_SE L																ADC mixer selection 00 = CH0 01 = CH1 10 = CH2 11 = CH3
		DGAIN_ADC_ CH3																ADC Ch3 Gain, increments in 0.5dB steps 0x000 = -128dB 0x001 = -127.5dB ▣ ▼ 0x100 = 0dB (default) ▼ 0x163 = +49.5dB 0x164 = +50dB
		Default	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
3 1	DAC_MUT E_CTRL	AMUTE_EN																Auto mute enable Generate null output to analog circuitry when 1024 consecutive zeros are detected. De-assert as soon as first non-zero sample is detected.
		AMUTE_CTRL																Auto mute control 1 = Either Ch0 or Ch1 must have 1024 consecutive zero samples 0 = Both DAC channels must have 0 values for 1024 samples before AMUTE turns on
		SMUTE_EN																Soft mute enable 1 = Gradually lower DAC volume to zero 0 = Gradually increase DAC volume to volume register setting
		SMUTE_CTRL																0: Default 1: When soft mute is enabled, DAC limiter output is also muted to remove any dc offset produced by the audio processing block
		DAC_ZC_EN																DAC zero crossing enable 1 = Enable 0 = Disable When initially DAC_ZC_EN enabled with ADC to DAC side tone, DAC has data first to enable DAC path. When disable, ADC signal can pass through DAC path by side tone function without DACIN data.
		DAC_CH01_M IXER																Signal mixer for DAC filter input 1 = Mix 1/2 L + 1/2 R 0 = No mix
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
3 2	DAC_CH0 _DGAIN_ CTRL	MIXLR_SEL_C H0																1 = I2S Ch0 Mix 0 = No mix, pass ADC channel 2 signal
		ADCTODAC_ CH0_SEL																ADC to DAC Ch0 select 00 = ADC channel 0 01 = ADC channel 1 10 = ADC channel 2 or I2S Ch0 11 = ADC channel 3
		DAC_CH0_SE L																DAC Ch0 mixer channel selection 1 = I2S channel 1 0 = I2S channel 0
		DGAIN_CH0_ DAC																Ch0 Digital Gain, increments in 0.5dB steps 0x000 = -128dB 0x001 = -127.5dB ▼ 0x100 = 0dB (default) ▼ 0x163 = +49.5dB 0x164 = +50dB
		Default	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
3 3	DAC_CH1 _DGAIN_ CTRL	MIXLR_SEL_C H1																1 = I2S Ch1 Mix 0 = No mix, pass ADC channel 3 signal
		ADCTODAC_ CH1_SEL																ADC to DAC Ch1 select 00 = ADC channel 0 01 = ADC channel 1 10 = ADC channel 2 11 = ADC channel 3 or I2S Ch1
		DAC_CH1_SE L																DAC Ch1 mixer channel selection 1 = I2S channel 1

		DGAIN_CH1_DAC																		Ch1 Digital Gain, increments in 0.5dB steps 0x000 = -128dB 0x001 = -127.5dB ▼ 0x100 = 0dB (default) ▼ 0x163 = +49.5dB 0x164 = +50dB
		Default	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0x0100
3 4	ADC_TO_DAC_ST	ADCTODAC_ATTU_CH0																		Ch0 Side Tone Attenuation, increments in 0.5dB steps 0x00 = -127.5dB 0x01 = -127dB ▼ 0xFE = -0.5dB 0xFF = 0dB
		ADCTODAC_ATTU_CH1																		Ch1 Side Tone Attenuation, increments in 0.5dB steps 0x00 = -127.5dB 0x01 = -127dB ▼ 0xFE = -0.5dB 0xFF = 0dB
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
3 8	DRC_KNEE_IP12_A DC_CH01	DRC_ENA_ADC_CH01																		ADC channel 01 DRC enable 1=Enable 0=Disable
		DRC_KNEE2_IP_ADC_CH01																		DRC Ch0/1 Knee point 2 setting, increments in -1dB steps 0x00 = 0dB 0x01 = -1dB ▼ 0x3E = -62dB 0x3F = -63dB
		DRC_SMOOTH_ENABLE_ADC_CH01																		1=Channel 01 Smooth filter enable
		DRC_KNEE1_IP_ADC_CH01																		DRC Ch0/1 Knee point 1 setting, increments in -1dB steps 0x00 = 0dB 0x01 = □1dB ▼ 0x1E = -30dB 0x1F = -31dB
		Default	0	0	0	1	0	1	0	0	1	0	0	0	0	1	1	0	0	0x1486
3 9	DRC_KNEE_IP34_A DC_CH01	DRC_KNEE4_IP_ADC_CH01																		DRC Ch0/1 Knee point 4 setting, increments in -1dB steps 0x00 = -35dB 0x01 = -36dB ▼ 0x3E = -97dB 0x3F = -98dB
		DRC_KNEE3_IP_ADC_CH01																		DRC Ch0/1 Knee point 3 setting, increments in -1dB steps 0x00 = -18dB 0x01 = -19dB ▼ 0x3E = -80dB 0x3F = -81dB
		Default	0	0	0	0	1	1	1	1	0	0	0	1	0	0	1	0	0	0x0F12
3 A	DRC_SLOPE_ADC_CH01	DRC_NOISE_GATE_SLP_ADC01																		Ch0/1 Noise Gate Slope 00 = 1:1 01 = 2:1 10 = 4:1 (default) 11 = 8:1
		DRC_EXPANSION_SLP_ADC01																		Ch0/1 Expansion Slope 00 = 1:1 01 = 2:1 10 = 4:1 (default) 11 = Reserved
		DRC_COMPRESSOR2_SLP_ADC_CH01																		Ch0/1 Compressor Slope (lower region) 000 = 0 001 = 1:2 010 = 1:4 011 = 1:8 100 = 1:16 101-110 = Reserved 111 = 1 (default)
		DRC_COMPRESSOR1_SLP_ADC_CH01																		Ch0/1 Compressor Slope (higher region) 000 = 0 001 = 1:2 010 = 1:4 011 = 1:8 100 = 1:16 101-110 = Reserved 111 = 1 (default)

		DRC_LMT_SL P_ADC_CH01																	Ch0/1 Limiter Slope 000 = 0 010 = 1:4 100 = 1:16 110 = 1:64 001 = 1:2 011 = 1:8 101 = 1:32 111 = 1 (default)
		Default	0	0	1	0	0	1	0	1	1	1	1	1	1	1	1	1	0x25FF
3 B	DRC_ATK DCY_ADC _CH01	DRC_PK_COE F1_ADC_CH0 1																	Ch0/1 Peak detection attack time Ts = 1/SMPL_RATE 0000 = Ts 0010 = 7*Ts 0100 = 31*Ts 0110 = 127*Ts 1xxx reserved 0001 = 3*Ts 0011 = 15*Ts 0101 = 63*Ts 0111 = 255*Ts
		DRC_PK_COE F2_ADC_CH0 1																	Ch0/1 Peak detection release time Ts = 1/SMPL_RATE 0000 = 63*Ts 0010 = 255*Ts 0100 = 1023*Ts 0110 = 4095*Ts 1xxx reserved 0001 = 127*Ts 0011 = 511*Ts 0101 = 2047*Ts 0111 = 8191*Ts
		DRC_ATK_AD C_CH01																	Ch0/1 Attack time Ts = 1/SMPL_RATE 0000 = Ts 0010 = 7*Ts 0100 = 31*Ts 0110 = 127*Ts 1000 = 511*Ts 1010 = 2047*Ts 1100 = 8191*Ts 0001 = 3*Ts 0011 = 15*Ts 0101 = 63*Ts 0111 = 255*Ts 1001 = 1023*Ts 1011 = 4095*Ts
		DRC_DCY_AD C_CH01																	Ch0/1 Decay time Ts = 1/SMPL_RATE 0000 = 63*Ts 0010 = 255*Ts 0100 = 1023*Ts 0110 = 4095*Ts 1000 = 16383*Ts 1010 = 65535*Ts 0001 = 127*Ts 0011 = 511*Ts 0101 = 2047*Ts 0111 = 8191*Ts 1001 = 32757*Ts
		Default	0	0	1	1	0	1	0	0	0	1	0	1	1	1	0	1	0x3457
3 C	DRC_KNEE IP12_A DC_CH23	DRC_ENA_AD C_CH23																	ADC channel 2/3 DRC enable 1 = Enable 0 = Disable
		DRC_KNEE2 IP_ADC_CH23																	DRC Ch2/3 Knee point 2 setting -1dB/step 0x00 = 0dB 0x01 = -1dB ▼ 0x3E = -62dB 0x3F = -63dB
		DRC_SMTH_E NA_ADC_CH2 3																	Channel 2/3 Smooth filter enable 1 = Enable 0 = Disable
		DRC_KNEE1 IP_ADC_CH23																	DRC Ch2/3 Knee point 1 setting, increments in -1dB steps 0x00 = 0dB 0x01 = -1dB ▼ 0x1E = -30dB 0x1F = -31dB
		Default	0	0	0	1	0	1	0	0	1	0	0	0	0	1	1	0	0x1486
3 D	DRC_KNEE IP34_A DC_CH23	DRC_KNEE4 IP_ADC_CH23																	DRC Ch2/3 Knee point 4 setting, increments in -1dB steps 0x00 = -35dB 0x01 = -36dB ▼ 0x3E = -97dB 0x3F = -98dB
		DRC_KNEE3 IP_ADC_CH23																	DRC Ch2/3 Knee point 3 setting, increments in -1dB steps 0x00 = -18dB 0x01 = -19dB ▼ 0x3E = -80dB 0x3F = -81dB
		Default	0	0	0	0	1	1	1	1	0	0	0	1	0	0	1	0	0x0F12

3 E	DRC_SLO PE_ADC_ CH23	DRC_NG_SLP _ADC23																	Ch2/3 Noise Gate Slope 00 = 1:1 01 = 2:1 10 = 4:1 (default) 11 = 8:1
		DRC_EXP_SL P_ADC23																	Ch2/3 Expansion Slope 00 = 1:1 01 = 2:1 10 = 4:1 (default) 11 = Reserved
		DRC_CMP2_S LP_ADC_CH2 3																	Ch2/3 Compressor Slope (lower region) 000 = 0 001 = 1:2 010 = 1:4 011 = 1:8 100 = 1:16 101-110 = Reserved 111 = 1 (default)
		DRC_CMP1_S LP_ADC_CH2 3																	Ch2/3 Compressor Slope (higher region) 000 = 0 001 = 1:2 010 = 1:4 011 = 1:8 100 = 1:16 101-110 = Reserved 111 = 1 (default)
		DRC_LMT_SL P_ADC_CH23																	Ch2/3 Limiter Slope 000 = 0 001 = 1:2 010 = 1:4 011 = 1:8 100 = 1:16 101 = 1:32 110 = 1:64 111 = 1 (default)
		Default	0	0	1	0	0	1	0	1	1	1	1	1	1	1	1	1	0x25FF
3 F	DRC_ATK DCY_ADC _CH23	DRC_PK_COE F1_ADC_CH2 3																	Ch2/3 Peak detection attack time Ts = 1/SMPL_RATE 0000 = Ts 0001 = 3*Ts 0010 = 7*Ts 0011 = 15*Ts 0100 = 31*Ts 0101 = 63*Ts 0110 = 127*Ts 0111 = 255*Ts 1xxx reserved
		DRC_PK_COE F2_ADC_CH2 3																	Ch2/3 Peak detection release time Ts = 1/SMPL_RATE 0000 = 63*Ts 0001 = 127*Ts 0010 = 255*Ts 0011 = 511*Ts 0100 = 1023*Ts 0101 = 2047*Ts 0110 = 4095*Ts 0111 = 8191*Ts 1xxx reserved
		DRC_ATK_AD C_CH23																	Ch2/3 Attack time Ts = 1/SMPL_RATE 0000 = Ts 0001 = 3*Ts 0010 = 7*Ts 0011 = 15*Ts 0100 = 31*Ts 0101 = 63*Ts 0110 = 127*Ts 0111 = 255*Ts 1000 = 511*Ts 1001 = 1023*Ts 1010 = 2047*Ts 1011 = 4095*Ts 1100 = 8191*Ts
		DRC_DCY_AD C_CH23																	Ch2/3 Decay time Ts = 1/SMPL_RATE 0000 = 63*Ts 0001 = 127*Ts 0010 = 255*Ts 0011 = 511*Ts 0100 = 1023*Ts 0101 = 2047*Ts 0110 = 4095*Ts 0111 = 8191*Ts 1000 = 16383*Ts 1001 = 32757*Ts 1010 = 65535*Ts
		Default	0	0	1	1	0	1	0	0	0	1	0	1	1	1	0	1	0x3457
4 0	DRC_GAI NL_ADC0	DRC_GAIN_A DC0																	DRC gain read out for ADC channel 0, [15:10] for integer, [9:0] for fraction.
		Default	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	RO
4 1	DRC_GAI NL_ADC1	DRC_GAIN_A DC1																	DRC gain read out for ADC channel 1, [15:10] for integer, [9:0] for fraction.
		Default	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	RO
4 2	DRC_GAI NL_ADC2	DRC_GAIN_A DC2																	DRC gain read out for ADC channel 2, [15:10] for integer, [9:0] for fraction.
		Default	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	RO
4 3	DRC_GAI NL_ADC3	DRC_GAIN_A DC3																	DRC gain read out for ADC channel 3, [15:10] for integer, [9:0] for fraction.
		Default	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	RO
4 5	DRC_KNE E_IP12_D AC	DRC_ENA_DA C																	Channel 01 DRC enable 1 = Enable 0 = Disable

		DRC_KNEE2_IP_DAC																	DRC DAC Knee point 2 setting, increments in -1dB/step 0x00 = 0dB 0x01 = -1dB ▼ 0x3E = -62dB 0x3F = -63dB
		DRC_SMTH_ENA_DAC																	DRC DAC Smooth filter enable 1 = Enable 0 = Disable
		DRC_KNEE1_IP_DAC																	DRC DAC Knee point 1 setting, increments in -1dB steps 0x00 = 0dB 0x01 = -1dB ▼ 0x1E = -30dB 0x1F = -31dB
		Default	0	0	0	1	0	1	0	0	1	0	0	0	0	1	1	0	0x1486

4 6	DRC_KNEE_IP34_DAC	DRC_KNEE4_IP_DAC																	DRC DAC Knee point 4 setting, increments in -1dB steps 0x00 = -35dB 0x01 = -36dB ▼ 0x3E = -97dB 0x3F = -98dB
		DRC_KNEE3_IP_DAC																	DRC Ch2/3 Knee point 3 setting, increments in -1dB steps 0x00 = -18dB 0x01 = -19dB ▼ 0x3E = -80dB 0x3F = -1dB
		Default	0	0	0	0	1	1	1	1	0	0	0	1	0	0	1	0	0x0F12

4 7	DRC_SLOPE_DAC	DRC_NG_SLP_DAC																	DAC Noise Gate Slope 00 = 1:1 01 = 2:1 10 = 4:1 (default) 11 = 8:1
		DRC_EXP_SLP_DAC																	Ch2/3 Expansion Slope 00 = 1:1 01 = 2:1 10 = 4:1 (default) 11 = 8:1
		DRC_CMP2_SLP_DAC																	DAC Compressor Slope (lower region) 000 = 0 001 = 1:2 010 = 1:4 011 = 1:8 100 = 1:16 101-110 = Reserved 111 = 1 (default)
		DRC_CMP1_SLP_DAC																	DAC Compressor Slope (higher region) 000 = 0 001 = 1:2 010 = 1:4 011 = 1:8 100 = 1:16 101-110 = Reserved 111 = 1 (default)
		DRC_LMT_SLP_DAC																	DAC Limiter Slope 000 = 0 001 = 1:2 (default) 010 = 1:4 011 = 1:8 100 = 1:16 101 = 1:32 110 = 1:64 111 = 1
		Default	0	0	1	0	0	1	0	1	1	1	1	1	1	0	0	1	0x25F9

4 8	DRC_ATTACK_DECAY_DAC	DRC_PK_COEF1_DAC																	DAC Peak detection attack time Ts = 1/SMPL_RATE 0000 = Ts 0001 = 3*Ts 0010 = 7*Ts 0011 = 15*Ts 0100 = 31*Ts 0101 = 63*Ts 0110 = 127*Ts 0111 = 255*Ts 1xxx reserved
		DRC_PK_COEF2_DAC																	DAC Peak detection release time Ts = 1/SMPL_RATE 0000 = 63*Ts 0001 = 127*Ts 0010 = 255*Ts 0011 = 511*Ts 0100 = 1023*Ts 0101 = 2047*Ts 0110 = 4095*Ts 0111 = 8191*Ts 1xxx reserved

[illegible]

5	OTPDOU T_1	OTPDOUT																		OTP read out data Low 16 bits
		Default	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	Read Only
5	OTPDOU T_2	OTPDOUT																		OTP read out data High 16 bits
4		Default	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	Read Only
5	MISC_CT RL																			Reserved
5	I2C_TIME OUT	TIMEOUT_DIS ABLE																		Time out function disable control 1 = Disable 0 = Enable
6		TIMEOUT_TM																		Time out function coefficient setting
		Default	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0xefff
5	TEST_MO DE	TEST_MODE																		Reserved
7		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
5	I2C_DEVI CE_ID	I2C_DEVICE_I D																		I2C Device ID
8		REG_SI_REV																		I2C Register silicon revision read in
		Default	0	0	0	1	1	0	1	0	1	1	1	1	0	0	0	1	1	Read Only(0x1AF1)
5	SAR_ADC _DATA_O UT	RATM_TEST_ FINISH																		1 = Test is finished 0 = Test is not complete
9		RAM_TEST_F AIL																		1 = Test is failed 0 = Test is passed
		ANALOG_MU TE																		Analog mute enable 1 = Enable 0 = Disable
		SARADC_DO UT																		SAR ADC read out
		Default	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	Read Only
6	BIAS_ADJ																			Reserved
6		VMIDEN																		VMID enable 1 = Enable 0 = Disable
		VMIDSEL																		VMID tie-off selection options 00 = Open 01 = 25k Ohm (default) 10 = 125k Ohm 11 = 2.5k Ohm
		DMICEN2																		Digital MIC 2 enable 1 = Enable 0 = Disable
		DMICEN1																		Digital MIC 1 enable 1 = Enable 0 = Disable
		BIASADJ																		PGA Master bias current power options 00 = normal operation (default) 01 = 25% reduced bias current from default 10 = 14% reduced bias current from default 11 = 25% increase bias current from default
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
6	PGA_GAI N	TESTRL																		Enable Left & Right Headphone Impedance Test/MODE 1 = Enable 0 = Disable
7		MUTEL																		Mute ADC left channel (channel 0) PGA 1 = Enable 0 = Disable
		M6DBL																		Analog MIC left (MIC1±) attenuation 0 = 0dB 1 = -6dB
		MUTER																		Mute ADC right channel (channel 1) PGA 1 = Enable 0 = Disable
		M6DBR																		Analog MIC right (MIC2±)&AUXR(QFN)attenuation 0 = 0dB 1 = -6dB
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
6	TRIM_SE TTINGS	DRV_IBCTRHS																		HS Output Driver Current trim 1 = Increase current 0 = Default
8		DRV_ICUTHS																		HS Output Driver Current trim 1 = Increase current

																		0 = Default
		DIS_OC																Disable Offset Trimming on Bit 0/1 = reserved Bit 2 = HS Out Left Bit 3 = HS Out Right Bit 4 = reserved 1 = Disable 0 = Enable
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
6 9	ANALOG_ CONTRO L_1																	Reserved
		ANALOG_CO NTROL1[1:0]																JKDET Threshold Low select 00 = 0.22 x VDDA 10 = 0.40 x VDDA 11 = 0.5 x VDDA
		ANALOG_CO NTROL1[1:0]																JKDET Threshold High select 00 = 0.85 x VDDA 10 = 0.78 x VDDA 11 = 0.6 x VDDA
		ANALOG_CO NTROL1																Digital Microphone CLOCK Drive Strength 0 = Default 1 = Stronger
		ANALOG_CO NTROL1																Digital Microphone CLOCK Slew Control 000 = Default 111 = Fast
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
6 A	ANALOG_ CONTRO L_2	ANALOG_CO NTROL2																Headphone driver Class AB bias current adjust 0 = Default 1 = 2x
		ANALOG_CO NTROL2																Headphone driver bias current adjust in class-G mode 0 = Default 1 = 0.5x
		ANALOG_CO NTROL2																Headphone driver bias current adjust in 0 = Default 1 = 2.5x
		ANALOG_CO NTROL2																Headphone Out Boost Driver Bias current adjust2 in Class-G mode 0 = Default 1 = Low
		ANALOG_CO NTROL2																Headphone Out Boost Driver Bias current adjust1 in Class-G mode 0 = Default 1 = Low
		ANALOG_CO NTROL2																Reserved
		ANALOG_CO NTROL2																Reserved
		ANALOG_CO NTROL2																Class-D Disable Temperature alarm enable 1 = Enable 0 = Disable
		ANALOG_CO NTROL2																Reserved
		ANALOG_CO NTROL2																Class-D Disable Clamp 0 = With clamping feedback loop enabled 1 = Disable clamping function for better THD
		ANALOG_CO NTROL2																Class-D Test Mode Reserved
		ANALOG_CO NTROL2																Class-D Test Mode Reserved
		ANALOG_CO NTROL2																Class-D Test Mode Reserved
		Default	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0x0020
6 B	ENABLE_ LO	TESTDAC																DAC Test Mode: Bit 0 = Forces headset left DAC to 0 Bit 1 = Forces headset right DAC to 0 1 = Enable 0 = Disable
																		Reserved

[illegible]

[illegible]


75	HS_VOLU ME_CON TROL	MUTE_HSPG A2																Headset PGA Right Mute enable 1 = Enable 0 = Disable
		MUTE_HSPG A1																Headset PGA Left Mute enable 1 = Enable 0 = Disable
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
76	BOOST	CLR_APR_EM RGNCY_SH TDWN																Clear Headset short circuit shut down IRQ 1 = Reset (momentary) 0 = Default
		STG2_SEL																PGA in class A mode of operation enables instead of class AB (default) 1 = Enable 0 = Disable
		PDVMDFAST																VMID Pre-charge disable 1 = Disable 0 = Enable
		BIASEN																Global Analog Bias enable 1 = Enable 0 = Disable
		DISCHRG																Charges inputs selected by ACDC_CTRL 1 = Enable 0 = Disable
		BYPS_IBCTR																Bypass PGA current control enable 1 = Enable 0 = Disable
		BOOSTDIS																Disable HP boost driver 1 = Disable 0 = Enable
		BOOSTGDIS																Disable HP boost driver in Class-G mode 1 = Disable 0 = Enable
		SHRT_SHTD WN_DIG_EN																Short Circuit Shut Down Digital Part Enable 1 = Enable 0 = Disable
		EN_SHRT_SH TDWN																Enable Automatic Short-circuit Shutdown 1: headset driver power down immediately when short detected. No interrupt will be generated. 0 and bit8=0: driver shut down after 16.3 usec debounce when short detected. interrupt generated and 'apr_emrgncy_shtdwn' cleared if the interrupt cleared. 0 and bit8=1: same as 0 and bit8=0, plus apr_emrgncy_shtdwn cleared 1630 usec after short removed, but interrupt remains to be cleared by the user
		HS_SHRT_TH RESHLD[1:0]																Headset Short Circuit protection limit 00= at 115mA at +FS(Default) 11= 155mA at +FS
		PAMP_THRS HLD																Adjust HS boost p-driver bias current 11 = Decrease current 00 = Default for 16ohm
		NAMP_THRS HLD																Adjust HS boost n-driver bias current 11 = Mini. Current, Suggest for 32 ohm 00 = Default for 16ohm
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
77	FEPGA																	Reserved
		CMLCK_ADJ																Common mode Threshold lock adjust. It is recommended to leave this in default.
		IB_LOOP_CT R																FE PGA: Current Trim. It is recommended to leave this in default.
		IBCTR_CODE																FE PGA: Current Trim. It is recommended to leave this in default
77	FEPGA	FEPGA_MOD ER																Right channel PGA input mode selection Bit 0 = Selects MONO-/HSMIC+/HSMIC- for QFN AUX_R/HSMIC+/HSMIC- for WLCSP Bit 1 = Selects MIC2+/DMCLK2/MIC2- /DMDATA2/AUXR for QFN MIC2+/DMCLK2/MIC2-/DMDATA2 for WLCSP Bit 2 = reserved Bit 3 = Shorts each inputs and terminates with 12kOhm differentially

[illegible]

																		00000 = 0dB 00001 = -1dB ▼ 11101 = -29dB 11110 = -30dB
		ATT0HSL																Left DAC to Left Headset Attenuation, increments in -1dB steps 00000 = 0dB 00001 = -1dB ▼ 11101 = -29dB 11110 = -30dB
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
7 C	ATT_POR T1	ATT1HSR																Left DAC to Right Headset Attenuation, increments in -1dB steps 00000 = 0dB 00001 = -1dB ▼ 11101 = -29dB 11110 = -30dB
		ATT1HSL																Right DAC to Left Headset Attenuation, increments in -1dB steps 00000 = 0dB 00001 = -1dB ▼ 11101 = -29dB 11110 = -30dB
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
7 F	POWER_ UP_CONTR OL	PUPR																Power Up ADC Right Channel (channel 1) PGA 1 = Enable 0 = Disable
		PUPL																Power Up ADC Left Channel (channel 0) PGA 1 = Enable 0 = Disable
		PUP_DRV_IN STG																Power Up Output driver 1 = Power up 0 = Power down Bit 1 = Left HP driver Bit 0 = Right HP driver To reduce pop noise, turn on this, then turn on Main_Drv
		PUP_MAIN_D RV																Power Up main driver 1 = Power up 0 = Power down Bit 1 = Left HP driver Bit 0 = Right HP driver
		Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
8 0	CHARGE_ PUMP_AN D_POWE R_DOWN _CONTR OL	JAMNODCLO W																Reserved, set 1
		PULL_SPKR_ DWN																Bit 1 = Pull HS Right speaker output to ground via a 16ohm resistor Bit 0 = Pull HS Left speaker output to ground via a 16ohm resistor Only work with PUP_MAIN_DRV=00 1 = Enable 0 = Disable
		PD_DAC																RDAC Power Down enable 11 = Enable 00 = Disable
		JAMFORCE2																The charge pump clock does not slow, charge pump consumes less power than JAMFORCE1=1. To save charge pump power consumption, set to 0. 1 = Enable 0 = Disable
		JAMFORCE1																Charge pump clock does not slow down. Charge pump consumes the biggest power when it is set to 1, and over-ride JAMFORCE2 setting. 1 = Enable 0 = Disable
		RNIN																Charge Pump enable 1 = Enable 0 = Disable
		PRECHARGE																VPOS Pre-charge enable for faster startup

																			1 = Enable 0 = Disable
		DISCHARGEVEE																	VEE pad discharge enable 1 = Enable 0 = Disable
		DISCHARGEVPOS																	VPOS pad discharge enable 1 = Enable 0 = Disable
		SHCIRSEL2																	Charge up current limit 0 = Default low 1 = High
		SHCIRSEL1																	Charge up current limit 0 = Default low 1 = High
		Default	1	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0x8300
8 1	CHARGE_PUMP_INPUT_READ	APR_EMRGNCY_SHTDWN																	Shutdown Left HS driver after short & de-bounce
		MODE1BUF																	Monitors the MODE1 state of Charge Pump block
		NODCBUF																	Monitors if the charge pump is drawing DC current 0 = Power drawn 1 = No power drawn
		RN2BUF																	Monitors charge pump enable status 0 = OFF 1 = ON
		VPOSOK																	Monitors the high voltage status of VPOS 1 = Max output (OK) 0 = Possible short circuit
		VCOMPBUF																	Monitors the low voltage and low current status of the charge pump 0 = No current
		FORCE1BUF																	Monitors charge pump frequency status 1 = Max frequency
		Default	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	Read Only

13 Typical Application Diagram




NOTE: 1. SDCLK and SDIO can add a low pass filter as show above, the low pass filter cut off frequency range is from 8MHz to 33MHz depending on PCB parasitics.
SS

14 Package Information

14.1 QFN 48L 7X7MM^2

QFN 48L 7X7 MM^2, Thickness: 0.9 MM (Saw type)




COPLANARITY	SYMBOL	MIN	NOM	MAX
TOTAL THICKNESS	A	0.8	0.85	0.90
STAND OFF	A1	0.00	0.04	0.05
MOLD THICKNESS	A2	---	0.65	0.67
L/F THICKNESS	A3	0.203 REF		
LEAD WIDTH	b	0.20	0.25	0.30
BODY SIZE	D	7.0 BSC		
	E	7.0 BSC		
LEAD PITCH	e	0.5 BSC		
LEAD LENGTH	L	0.30	0.40	0.50
PACKAGE EDGE TOLERANCE	aaa	0.10		
MOLD FLATNESS	bbb	0.10		
COPLANARITY	ccc	0.08		
LEAD OFFSET	ddd	0.10		
EXPOSED PAD OFFSET	eee	0.10		

L/F Pad Size	D2			E2			
	MIN.	NOR.	MAX.	MIN.	NOR.	MAX.	
	2.82	2.97	3.12	2.82	2.97	3.12	S
	3.29	3.44	3.59	3.29	3.44	3.59	S
	5.20	5.30	5.40	5.20	5.30	5.40	AC
	4.20	4.30	4.40	4.20	4.30	4.40	AC

14.2 QFN48L 6x6MM^2


QFN 48L 6X6 MM^2, Thickness: 0.9 mm (Max) Pitch 0.4mm



		SYMBOL	MIN	NOM	MAX
TOTAL THICKNESS		A	0.8	0.85	0.9
STAND OFF		A1	0	0.035	0.05
MOLD THICKNESS		A2	---	0.65	0.67
L/F THICKNESS		A3	0.203 REF		
LEAD WIDTH		b	0.15	0.2	0.25
BODY SIZE	X	D	6 BSC		
	Y	E	6 BSC		
LEAD PITCH		e	0.4 BSC		
EP SIZE	X	J	4.1	4.2	4.3
	Y	K	4.1	4.2	4.3
LEAD LENGTH		L	0.35	0.4	0.45
PACKAGE EDGE TOLERANCE		ddd	0.1		
MOLD FLATNESS		bbb	0.1		
COPLANARITY		ccc	0.08		
LEAD OFFSET		ddd	0.1		
EXPOSED PAD OFFSET		eee	0.1		

14.3 WLCSP 56 Balls

56 Balls WLCSP with Pitch 0.4mm



Ordering Information

Part Number	Dimension	Package	Package Material
NAU88L24YG	7 x 7 mm	QFN-48	Green
NAU88L24IG	6 X 6 mm	QFN-48	Green
NAU88L24VG	3.22 X 3.66 mm	56 Balls WLCSP	Green

NAU88L24

Package Material:

G = Pb-free Package

Package Type:

Y = 48-Pin QFN Package

I = 48-Pin QFN Package

V = WLCSP Package

Revision History

VERSION	DATE	DESCRIPTION
1.1.8	March 23, 2016	P.17, P.57, p.68 Reg0x1A default setting is 0040 with description P.81, Register 69 VDDb changed to VDDA P.10, 12 Notes described supplies domain for pins P.14, adding HPL&HPR maximum loading capacitance p.86, Reg80 JAMFORCE1,2, JAMNODCLOW
1.2	October 12, 2016	P.36, Table 23 LR_DIV correction from 3 bits to 2 bits P.35 Fig.8 changed P.70 Reg0x1E&1F time slot description P.47 Added application note P.37, P38 Fig. 10, FLL equation 1 and example change P.71 Reg0x20 TDM time slot for I2S description P.82 Reg0x67A[3] description
1.3	February, 2017	P.81 Reg0x58 I2C Device ID explicitly expressed Removal of YG package
1.4	May, 2018	P.24 ADC DRC EXP SLOPE register bit map correction P.22, P28, P29, P33 Add Reg0x1C[7], ADDAP, in ADC, DAC, and DAC mixer note. Application diagram add low pass filter
1.5	July, 2019	P.36 & P.82, description for DAC zero crossing with ADC sidetone function
1.6	October, 2019	Master mode description in register 0x2[7] and 0x1D[3] P.24 adding ADC output L and R has one sampling time period difference P.89, Correct typical application diagram jack low pass filter connected to VDDA
1.7	January, 2020	P. 41-P. 42 Enhanced FLL application note
1.8	November, 2020	Changed AUX_R position P.2 WLCSP diagram P.10 WLCSP pin description P.80-81 Adding WLCSP pin description at REG0x77, REG0x78, REG0x79, REG0x7A
1.9	March 10, 2021	P.33 Figure 10 corrected P.23 Table 6 register correction
2.0	March 18, 2021	P.58 Reg0x1[11] ADC_OP_off description

Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

*Please note that all data and specifications are subject to change without notice.
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.*