

# Radiation-Hardened 8-Bit Serial-In Parallel-Out Shift Register

with cold sparing

## 1 GENERAL DESCRIPTION

The **AF54RHC164** is a radiation-hardened by design **8-Bit Serial-In Parallel-Out Shift Register** that is ideally suited for space, medical imaging and other applications demanding radiation tolerance and high reliability. It is fabricated in a 180 nm CMOS process utilizing proprietary radiation-hardening techniques, delivering high resiliency to single-event effects (SEE) and to a total ionizing dose (TID) to **300 krad (Si)**.

This device is a member of the Apogee Semiconductor **AF54RHC logic family** operating across a voltage supply range of **1.65 V to 5.5 V**.

Zero-power penalty™ cold sparing is supported, along with Class 1C ESD protection on all inputs and outputs. A proprietary output stage and robust power-on reset (POR) circuit allow the AF54RHC164 to be cold-spared in any redundant configuration with no static power loss on any pad of the device. The redundant output stage also features a high drive capability with low static power loss.

The AF54RHC164 also features a triple-redundant design throughout its entire circuitry, which allows it to be immune to single-event transients (SET) without requiring additional redundant devices.

Ordering information may be found in Table 9 on Page 14.

## 1.1 FEATURES

- 1.65 VDC to 5.5 VDC operation
- Inputs tolerant up to 5.5 VDC at any  $V_{CC}$
- Provides logic-level down translation to  $V_{CC}$
- Extended operating temperature range (-55 °C to +125 °C)
- Proprietary **cold sparing capability** with **zero** static power penalty
- **Built-in triple redundancy** for enhanced reliability
- Internal power-on reset (POR) circuitry ensures reliable power up and power down responses during hot plug and cold sparing operations
- Class 1C ESD protection (1000 V HBM, 500 V CDM)
- TID resilience of **300 krad (Si)**.
- SEL immune to LET of **75 MeV-cm<sup>2</sup>/mg**
- Meets NASA's ASTM E595 outgassing specification

## 1.2 LOGIC DIAGRAM

The AF54RHC164 logic function is shown below:




Figure 1: AF54RHC164 Logic Diagram

## CONTENTS

|                                      |          |                                                    |           |
|--------------------------------------|----------|----------------------------------------------------|-----------|
| <b>1 General Description</b>         | <b>1</b> | <b>5.5 Radiation Resilience</b>                    | <b>10</b> |
| 1.1 Features                         | 1        | <b>5.6 Characteristics Measurement Information</b> | <b>10</b> |
| 1.2 Logic Diagram                    | 1        |                                                    |           |
| <b>2 Acronyms and Abbreviations</b>  | <b>2</b> | <b>6 Detailed Description</b>                      | <b>11</b> |
| <b>3 Logic Data</b>                  | <b>3</b> | <b>7 Applications Information</b>                  | <b>12</b> |
| 3.1 Truth Table                      | 3        | 7.1 Use in Cold-Sparing Configuration              | 12        |
|                                      |          | 7.2 Power Supply Recommendations                   | 12        |
|                                      |          | 7.3 Application Tips                               | 12        |
| <b>4 Pin Configuration</b>           | <b>4</b> | <b>8 Packaging Information</b>                     | <b>13</b> |
| <b>5 Electrical Characteristics</b>  | <b>5</b> | <b>9 Ordering Information</b>                      | <b>14</b> |
| 5.1 Absolute Maximum Ratings         | 5        | <b>10 Revision History</b>                         | <b>15</b> |
| 5.2 Recommended Operating Conditions | 6        | <b>11 Legal</b>                                    | <b>16</b> |
| 5.3 Static Characteristics           | 7        |                                                    |           |
| 5.4 Dynamic Characteristics          | 8        |                                                    |           |

## LIST OF TABLES

|                                    |   |                                        |    |
|------------------------------------|---|----------------------------------------|----|
| 1 Truth Table                      | 3 | 6 DC Electrical Characteristics        | 7  |
| 2 Device Pinout                    | 4 | 7 AC Electrical Characteristics        | 8  |
| 3 Absolute Maximum Ratings         | 5 | 8 Radiation Resilience Characteristics | 10 |
| 4 Recommended Operating Conditions | 6 | 9 Ordering Information                 | 14 |
| 5 Thermal Information              | 6 |                                        |    |

## LIST OF FIGURES

|                            |    |                                        |    |
|----------------------------|----|----------------------------------------|----|
| 1 AF54RHC164 Logic Diagram | 1  | 7 Setup And Hold Time                  | 10 |
| 2 Device Pinout            | 4  | 8 Input Pin Structure                  | 11 |
| 3 Timing Diagram Example   | 9  | 9 Output Pin Structure                 | 11 |
| 4 Load Circuit             | 10 | 10 Two-Path Cold-Sparing Configuration | 12 |
| 5 Clock Setup              | 10 | 11 Package Mechanical Drawing          | 13 |
| 6 Propagation Delay        | 10 | 12 Part Number Decoder                 | 14 |

## 2 ACRONYMS AND ABBREVIATIONS

|     |                              |
|-----|------------------------------|
| ESD | Electrostatic Discharge      |
| POR | Power On Reset               |
| RHA | Radiation Hardness Assurance |
| SEE | Single Event Effects         |
| SEL | Single Event Latchup         |
| SET | Single Event Transient       |
| TID | Total Ionizing Dose          |
| TMR | Triple Modular Redundancy    |
| CDM | Charged-device Model         |
| HBM | Human-body Model             |

## 3 LOGIC DATA

### 3.1 TRUTH TABLE

The AF54RHC164 truth table is found in Table 1. **H** indicates HIGH logic level, **L** indicates LOW logic level. **X** = DON'T CARE.  $\uparrow$  indicates a rising edge of the Clock. The A and B input levels are assumed to be valid one setup time before a LOW-to-HIGH tranisiton of the Clock.

**Table 1:** AF54RHC164 Device Truth Table

| Input |   |                      |                         | Output                                                                                                                                                                                             |
|-------|---|----------------------|-------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| A     | B | CLK                  | $\overline{\text{CLR}}$ | $Q_n$                                                                                                                                                                                              |
| X     | X | X                    | L                       | $L \rightarrow Q_8$<br>$L \rightarrow Q_7$<br>$L \rightarrow Q_6$<br>$L \rightarrow Q_5$<br>$L \rightarrow Q_4$<br>$L \rightarrow Q_3$<br>$L \rightarrow Q_2$<br>$L \rightarrow Q_1$               |
| X     | X | H, L or $\downarrow$ | H                       | No Change                                                                                                                                                                                          |
| X     | L | $\uparrow$           | H                       | $Q_7 \rightarrow Q_8$<br>$Q_6 \rightarrow Q_7$<br>$Q_5 \rightarrow Q_6$<br>$Q_4 \rightarrow Q_5$<br>$Q_3 \rightarrow Q_4$<br>$Q_2 \rightarrow Q_3$<br>$Q_1 \rightarrow Q_2$<br>$L \rightarrow Q_1$ |
| L     | X | $\uparrow$           | H                       | $Q_7 \rightarrow Q_8$<br>$Q_6 \rightarrow Q_7$<br>$Q_5 \rightarrow Q_6$<br>$Q_4 \rightarrow Q_5$<br>$Q_3 \rightarrow Q_4$<br>$Q_2 \rightarrow Q_3$<br>$Q_1 \rightarrow Q_2$<br>$L \rightarrow Q_1$ |
| H     | H | $\uparrow$           | H                       | $Q_7 \rightarrow Q_8$<br>$Q_6 \rightarrow Q_7$<br>$Q_5 \rightarrow Q_6$<br>$Q_4 \rightarrow Q_5$<br>$Q_3 \rightarrow Q_4$<br>$Q_2 \rightarrow Q_3$<br>$Q_1 \rightarrow Q_2$<br>$H \rightarrow Q_1$ |

4 PIN CONFIGURATION




Figure 2: AF54RHC164 Device Pinout

Table 2: AF54RHC164 Device Pinout

| PIN NAME(S)     | PIN NUMBER(S) | DESCRIPTION                                   |
|-----------------|---------------|-----------------------------------------------|
| A<br>B          | 1<br>2        | Inputs<br><br><br><br><br><br><br><br>Outputs |
| Q1              | 3             |                                               |
| Q2              | 4             |                                               |
| Q3              | 5             |                                               |
| Q4              | 6             |                                               |
| Q5              | 10            |                                               |
| Q6              | 11            |                                               |
| Q7              | 12            |                                               |
| Q8              | 13            |                                               |
| CLK             | 8             | Clock (Positive-Edge Trigger)                 |
| CLR             | 9             | Asynchronous Clear (active-low)               |
| V <sub>CC</sub> | 14            | Positive Voltage Supply                       |
| GND             | 7             | Ground                                        |

## 5 ELECTRICAL CHARACTERISTICS

The sign convention for current follows JEDEC standards with negative values representing current sourced from the device and positive values representing current sunk into the device.

### 5.1 ABSOLUTE MAXIMUM RATINGS

Excursions beyond the values listed in Table 3 may cause permanent damage to the device. Proper function of the device cannot be guaranteed if these values are exceeded, and long-term device reliability may be affected. Functionality of the device at these values, or beyond those listed in [Recommended Operating Conditions](#) (Table 4) is not guaranteed.

All parameters are specified across the entire operating temperature range unless otherwise specified.

**Table 3:** Absolute Maximum Ratings

| SYMBOL             | PARAMETER                            |     | VALUE                        | UNITS |
|--------------------|--------------------------------------|-----|------------------------------|-------|
| $V_{CC}$           | Supply Voltage                       |     | -0.5 to +5.5                 | V     |
| $V_I$              | Input voltage range                  |     | -0.5 to +5.5                 | V     |
| $V_O$              | Output voltage range                 |     | -0.5 to $V_{CC} + 0.5^{(1)}$ | V     |
| $I_{IK} (V_I < 0)$ | Input clamp current                  |     | 100                          | mA    |
| $I_O$              | Continuous output current (per pin)  |     | 100                          | mA    |
| $I_{CC}$           | Maximum supply current               |     | 100                          | mA    |
| $V_{ESD}$          | ESD Voltage                          | HBM | 1000                         | V     |
|                    |                                      | CDM | 500                          | V     |
| $T_J$              | Operating junction temperature range |     | -55 to +150                  | °C    |
| $T_{STG}$          | Storage temperature range            |     | -65 to +150                  | °C    |

<sup>(1)</sup>  $V_O$  must remain below absolute maximum rating of  $V_{CC}$

## 5.2 RECOMMENDED OPERATING CONDITIONS

All recommended parameters below are specified across the entire operating temperature range unless otherwise specified.

**Table 4:** Recommended Operating Conditions

| SYMBOL     | PARAMETER                              |                                            | MIN  | MAX      | UNITS |
|------------|----------------------------------------|--------------------------------------------|------|----------|-------|
| $V_{CC}$   | Supply voltage                         |                                            | 1.65 | 5.5      | V     |
| $V_I$      | Input voltage range                    |                                            | 0    | 5.5      | V     |
| $V_O$      | Output voltage range                   |                                            | 0    | $V_{CC}$ | V     |
| $V_{IH}$   | HIGH-level input voltage               | $V_{CC} = 1.65 \text{ to } 1.95 \text{ V}$ | 1.4  | -        | V     |
|            |                                        | $V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$   | 1.9  | -        |       |
|            |                                        | $V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$   | 2.5  | -        |       |
|            |                                        | $V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$   | 3.8  | -        |       |
| $V_{IL}$   | LOW-level input voltage                | $V_{CC} = 1.65 \text{ to } 1.95 \text{ V}$ | -    | 0.4      | V     |
|            |                                        | $V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$   | -    | 0.6      |       |
|            |                                        | $V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$   | -    | 0.9      |       |
|            |                                        | $V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$   | -    | 1.35     |       |
| $I_{OH}$   | HIGH-level output current              | $V_{CC} = 1.65 \text{ to } 1.95 \text{ V}$ | -    | -4       | mA    |
|            |                                        | $V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$   | -    | -8       |       |
|            |                                        | $V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$   | -    | -16      |       |
|            |                                        | $V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$   | -    | -24      |       |
| $I_{OL}$   | LOW-level output current               | $V_{CC} = 1.65 \text{ to } 1.95 \text{ V}$ | -    | 4        | mA    |
|            |                                        | $V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$   | -    | 8        |       |
|            |                                        | $V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$   | -    | 16       |       |
|            |                                        | $V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$   | -    | 24       |       |
| $t_r, t_f$ | Input rise or fall time<br>(10% - 90%) | $V_{CC} = 1.65 \text{ to } 1.95 \text{ V}$ | -    | 1000     | ns    |
|            |                                        | $V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$   | -    | 600      |       |
|            |                                        | $V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$   | -    | 500      |       |
|            |                                        | $V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$   | -    | 400      |       |

**Table 5:** Thermal Information

| SYMBOL          | PARAMETER                              | MIN | TYP | MAX  | UNITS |
|-----------------|----------------------------------------|-----|-----|------|-------|
| $T_J$           | Operating junction temperature         | -55 | -   | +125 | °C    |
| $R_{\theta JA}$ | Junction to ambient thermal resistance | -   | 100 | -    | °C/W  |

### 5.3 STATIC CHARACTERISTICS

All parameters are specified across the entire operating temperature range unless otherwise specified.

**Table 6:** DC Electrical Characteristics

| SYMBOL           | PARAMETER                                | CONDITIONS                                                       | V <sub>CC</sub>    | MIN                    | TYP                    | MAX  | UNITS |
|------------------|------------------------------------------|------------------------------------------------------------------|--------------------|------------------------|------------------------|------|-------|
| V <sub>OL</sub>  | LOW-Level Output Voltage                 | I <sub>O</sub> = 100 µA                                          | 1.65 to 5.5 V      | -                      | 0.02                   | 0.05 | V     |
|                  |                                          | I <sub>O</sub> = 1 mA                                            | 1.65 to 5.5 V      | -                      | 0.05                   | 0.15 | V     |
|                  |                                          | I <sub>O</sub> = 4 mA                                            | 1.65 V             | -                      | 0.27                   | 0.8  | V     |
|                  |                                          |                                                                  | 2.3 V              | -                      | 0.3                    | 0.6  | V     |
|                  |                                          |                                                                  | 3.0 V              | -                      | 0.2                    | 0.4  | V     |
|                  |                                          |                                                                  | 4.5 V              | -                      | 0.2                    | 0.4  | V     |
|                  |                                          | I <sub>O</sub> = 8 mA                                            | 2.3 V              | -                      | 0.6                    | 1.0  | V     |
|                  |                                          |                                                                  | 3.0 V              | -                      | 0.4                    | 0.8  | V     |
|                  |                                          |                                                                  | 4.5 V              | -                      | 0.3                    | 0.6  | V     |
|                  |                                          | I <sub>O</sub> = 16 mA                                           | 3.0 V              | -                      | 1.0                    | 1.4  | V     |
|                  |                                          |                                                                  | 4.5 V              | -                      | 1.1                    | 1.2  | V     |
|                  |                                          | I <sub>O</sub> = 24 mA                                           | 4.5 V              | -                      | 1.1                    | 1.5  | V     |
| V <sub>OH</sub>  | HIGH-Level Output Voltage                | I <sub>O</sub> = -100 µA                                         | 1.65 to 5.5 V      | V <sub>CC</sub> - 0.1  | V <sub>CC</sub> - 0.02 | -    | V     |
|                  |                                          | I <sub>O</sub> = -1 mA                                           | 1.65 to 5.5 V      | V <sub>CC</sub> - 0.15 | V <sub>CC</sub> - 0.08 | -    | V     |
|                  |                                          | I <sub>O</sub> = -4 mA                                           | 1.65 V             | 1                      | 1.35                   | -    | V     |
|                  |                                          |                                                                  | 2.3 V              | 1.8                    | 2.0                    | -    | V     |
|                  |                                          |                                                                  | 3.0 V              | 2.6                    | 2.8                    | -    | V     |
|                  |                                          |                                                                  | 4.5 V              | 4.2                    | 4.4                    | -    | V     |
|                  |                                          | I <sub>O</sub> = -8 mA                                           | 2.3 V              | 1.4                    | 1.7                    | -    | V     |
|                  |                                          |                                                                  | 3.0 V              | 2.2                    | 2.5                    | -    | V     |
|                  |                                          |                                                                  | 4.5 V              | 3.9                    | 4.1                    | -    | V     |
|                  |                                          | I <sub>O</sub> = -16 mA                                          | 3.0 V              | 1.5                    | 2.0                    | -    | V     |
|                  |                                          |                                                                  | 4.5 V              | 3.3                    | 3.8                    | -    | V     |
|                  |                                          | I <sub>O</sub> = -24 mA                                          | 4.5 V              | 3.0                    | 3.5                    | -    | V     |
| I <sub>CC</sub>  | Supply current (quiescent)               | V <sub>I</sub> = V <sub>CC</sub> or GND<br>I <sub>O</sub> = 0 mA | 5.5 V              | -                      | 118                    | 205  | µA    |
| I <sub>I</sub>   | Input current                            | V <sub>I</sub> = V <sub>CC</sub> or GND                          | 1.65 to 5.5 V      | -                      | ±1                     | ±5   | µA    |
| I <sub>OFF</sub> | Powerdown leakage current <sup>(1)</sup> | V <sub>I</sub> = V <sub>CC</sub> or GND                          | OFF <sup>(2)</sup> | -                      | -                      | ±5   | µA    |

<sup>(1)</sup> V<sub>CC</sub> = 1.65 to 5.5 V for these conditions

<sup>(2)</sup> V<sub>CC</sub> is disconnected or at GND potential

## 5.4 DYNAMIC CHARACTERISTICS

All parameters are specified across the entire operating temperature range unless otherwise specified.

**Table 7:** AC Electrical Characteristics

| SYMBOL      | PARAMETER                                                    | CONDITIONS                                 | V <sub>CC</sub> | MIN | TYP   | MAX | UNITS |
|-------------|--------------------------------------------------------------|--------------------------------------------|-----------------|-----|-------|-----|-------|
| $t_{pdclk}$ | Propagation Delay<br>(Input CLK to <b>Q</b> )                | $C_L = 50 \text{ pF}$                      | 4.5 to 5.5 V    | -   | 6.9   | 18  | ns    |
|             |                                                              |                                            | 3.0 to 3.6 V    | -   | 8.9   | 23  | ns    |
|             |                                                              |                                            | 2.3 to 2.7 V    | -   | 11.5  | 30  | ns    |
|             |                                                              |                                            | 1.65 to 1.95 V  | -   | 15.6  | 45  | ns    |
| $t_{pdclr}$ | Propagation Delay<br>( $\overline{\text{CLR}}$ to <b>Q</b> ) | $C_L = 50 \text{ pF}$                      | 4.5 to 5.5 V    | -   | 7.7   | 18  | ns    |
|             |                                                              |                                            | 3.0 to 3.6 V    | -   | 9.6   | 23  | ns    |
|             |                                                              |                                            | 2.3 to 2.7 V    | -   | 11.8  | 30  | ns    |
|             |                                                              |                                            | 1.65 to 1.95 V  | -   | 17.6  | 45  | ns    |
| $f_{max}$   | Clock Frequency<br>(50% duty Cycle)                          | $C_L = 50 \text{ pF}$                      | 4.5 to 5.5 V    | 80  | 169   | -   | MHz   |
|             |                                                              |                                            | 3.0 to 3.6 V    | 65  | 149   | -   | MHz   |
|             |                                                              |                                            | 2.3 to 2.7 V    | 28  | 119   | -   | MHz   |
|             |                                                              |                                            | 1.65 to 1.95 V  | 10  | 55    | -   | MHz   |
| $t_{su}$    | Setup Time<br>(A/B to CLK)                                   | $C_L = 50 \text{ pF}$                      | 4.5 to 5.5 V    | 2.4 | 1.17  | -   | ns    |
|             |                                                              |                                            | 3.0 to 3.6 V    | 3.0 | 1.42  | -   | ns    |
|             |                                                              |                                            | 2.3 to 2.7 V    | 4.0 | 2.02  | -   | ns    |
|             |                                                              |                                            | 1.65 to 1.95 V  | 6.0 | 2.84  | -   | ns    |
| $t_h$       | Hold Time<br>(CLK to A/B)                                    | $C_L = 50 \text{ pF}$                      | 4.5 to 5.5 V    | 1.5 | 0.04  | -   | ns    |
|             |                                                              |                                            | 3.0 to 3.6 V    | 1.5 | -0.05 | -   | ns    |
|             |                                                              |                                            | 2.3 to 2.7 V    | 1.5 | -0.15 | -   | ns    |
|             |                                                              |                                            | 1.65 to 1.95 V  | 1.5 | -0.45 | -   | ns    |
| $t_w$       | Pulse Width<br>(CLK)                                         | $C_L = 50 \text{ pF}$                      | 4.5 to 5.5 V    | 5   | 1.6   | -   | ns    |
|             |                                                              |                                            | 3.0 to 3.6 V    | 6   | 1.9   | -   | ns    |
|             |                                                              |                                            | 2.3 to 2.7 V    | 8   | 2.4   | -   | ns    |
|             |                                                              |                                            | 1.65 to 1.95 V  | 11  | 3.7   | -   | ns    |
| $t_{clr}$   | Pulse Width<br>( $\overline{\text{CLR}}$ )                   | $C_L = 50 \text{ pF}$                      | 4.5 to 5.5 V    | 6   | 2.3   | -   | ns    |
|             |                                                              |                                            | 3.0 to 3.6 V    | 7   | 2.6   | -   | ns    |
|             |                                                              |                                            | 2.3 to 2.7 V    | 9   | 3.0   | -   | ns    |
|             |                                                              |                                            | 1.65 to 1.95 V  | 12  | 3.6   | -   | ns    |
| $t_{rec}$   | Recovery Time<br>(CLR inactive to CLK)                       | $C_L = 50 \text{ pF}$                      | 4.5 to 5.5 V    | 1.5 | -0.3  | -   | ns    |
|             |                                                              |                                            | 3.0 to 3.6 V    | 1.5 | -0.4  | -   | ns    |
|             |                                                              |                                            | 2.3 to 2.7 V    | 1.5 | -0.4  | -   | ns    |
|             |                                                              |                                            | 1.65 to 1.95 V  | 1.5 | -0.4  | -   | ns    |
| $C_{in}$    | Input Capacitance                                            | $V_I = V_{CC}$ or GND                      | 1.65 to 5.5 V   | -   | 6     | 10  | pF    |
| $C_{pd}$    | Power dissipation<br>capacitance                             | $I_O = 0 \text{ mA}$ , $f = 1 \text{ MHz}$ | 5.5 V           | -   | 40    | -   | pF    |




Figure 3: Timing Diagram Example

5.5 RADIATION RESILIENCE

For detailed radiation testing reports, please contact Apogee Semiconductor at [sales@apogeesemi.com](mailto:sales@apogeesemi.com).

Table 8: Radiation Resilience Characteristics

| PARAMETER                 | CONDITIONS                                           | VALUE | UNITS                   |
|---------------------------|------------------------------------------------------|-------|-------------------------|
| Total Ionizing Dose (TID) | Please contact Apogee Semiconductor for test report. | 300   | krad (Si)               |
| SEL Onset LET Threshold   | Please contact Apogee Semiconductor for test report. | ≥75   | MeV-cm <sup>2</sup> /mg |

5.6 CHARACTERISTICS MEASUREMENT INFORMATION




Figure 4: Load Circuit

Figure 5: Clock Setup




Figure 6: Propagation Delay Measurement





Figure 7: Setup And Hold Time

## 6 DETAILED DESCRIPTION


The AF54RHC164 is a 8-Bit Serial-In Parallel-Out Shift Register designed to operate from a wide supply voltage of 1.65 to 5.5 V with fully redundant input and output stages, providing for superior radiation resilience. The AF54RHC164 requires serial inputs (A and B) to both be high to register a high input. The CLK pin is triggered on a positive-edge event and all outputs go LOW immediately when the CLR line is forced to GND.

The output and input stages are constructed with transient-activated clamps (Figure 8, 9) that prevent inadvertent biasing of the  $V_{CC}$  power rail through parasitic diodes inherent to conventional input, output, and ESD circuits. The IC also incorporates an internal power-on reset (POR) circuit that prevents the output from driving erroneous results during power-on, and guarantees correct operation at power supply voltages as low as 1.65 V. While the supply is ramping, the POR holds the output buffer in tri-state, a feature that prevents unwanted DC current during cold sparing on input and output pins.

The AF54RHC family's I/O protection circuitry allows for cold sparing configurations as it avoids a leakage current penalty on inputs and outputs while in a power-down state. This can result in considerable power savings in systems where multiple-path redundancy is employed. The ESD clamp circuits for this logic family are designed to support Class 1C ESD levels of 1 kV HBM and 500 V CDM.



**Figure 8:** Input Pin Structure




**Figure 9:** Output Pin Structure

## 7 APPLICATIONS INFORMATION

### 7.1 USE IN COLD-SPARING CONFIGURATION

As the AF54RHC family is radiation-hardened by design and includes internal TMR, it can be utilized in high-reliability applications without additional supporting circuitry or devices. Nonetheless, some application requirements call for fully-redundant designs, where an “A” and a “B” device are required, often on separate power rails.



**Figure 10:** Two-Path Cold-Sparing Configuration

With the cold sparing capability of the AF54RHC family, fully redundant “A” and “B” functions may be placed in parallel (as seen in Figure 10) running off redundant power supplies. The inputs and outputs on each one of these functions are assumed to be based on the AF54RHC family, allowing for direct parallel connection without unwanted leakage current paths during cold sparing. In the event of a failure in power supply A or within function A, the system can simply shut power supply A off and switch on power supply B, without requiring additional input or output switching or configuration changes.

### 7.2 POWER SUPPLY RECOMMENDATIONS

This device can operate at any voltage within the range specified in [Table 4 Recommended Operating Conditions](#).


At a minimum, a 16 VDC (or higher), X7R-rated 0.1  $\mu$ F ceramic decoupling capacitor should be placed near (within 1 cm) the  $V_{CC}$  pin of the device.

### 7.3 APPLICATION TIPS

Unused **inputs** must **not** be left floating. They may be connected to either a low (GND) or high ( $V_{CC}$ ) bias to provide a known state at the input of the device. Resistors may be used to tie off unused inputs. In the event of a design change, such resistors can be removed, thereby allowing use of the inputs without having to cut traces on the PCB.

An unused **output** may be left floating. It is suggested that it be routed to a test point or similar accessible structure in case the gate needs to be utilized as part of a design revision.

## 8 PACKAGING INFORMATION



**Notes:**

1. All linear dimensions are in millimeters. Dimensioning and tolerancing are as per ISO/TS 128-71:2010
2. The part is compliant with JEDEC MO-153 specifications.

\* Body width does **not** include interlead flash. Interlead flash shall not exceed 0.25 mm each side.

\*\* Body length does **not** include mold flash, protrusion, or gate burrs. Mold flash, protrusions, and gate burrs shall not exceed 0.15 mm on each side.

**Figure 11:** Package Mechanical Drawing


## 9 ORDERING INFORMATION

Example part numbers for the AF54RHC164 are listed in Table 9. The full list of options for this part can be found in Figure 12. For a detailed description of product grades, please refer to [Product Grades and Quality Flows document](#). Please contact Apogee Semiconductor sales at [sales@apogeesemi.com](mailto:sales@apogeesemi.com) for further information on sampling, lead time and purchasing on specific part numbers.

**Table 9:** AF54RHC164 Ordering Information

| DEVICE                         | DESCRIPTION                                                          | PACKAGE  | LEAD FINISH | PACKAGE DIAGRAM | PACKAGE MASS |
|--------------------------------|----------------------------------------------------------------------|----------|-------------|-----------------|--------------|
| AF54RHC164ANT-R                | Rad-Hard 8-Bit Serial-In Parallel-Out Shift Register (300 krad (Si)) | TSSOP-14 | NiPdAu      | 14-NT           | 58 mg        |
| AF54RHC164ANT-J <sup>(1)</sup> | Rad-Hard 8-Bit Serial-In Parallel-Out Shift Register (300 krad (Si)) | TSSOP-14 | NiPdAu      | 14-NT           | 58 mg        |
| AF54RHC164BNT-R                | Rad-Hard 8-Bit Serial-In Parallel-Out Shift Register (300 krad (Si)) | TSSOP-14 | NiPdAu      | 14-NT           | 58 mg        |
| AF54RHC164BNT-J <sup>(1)</sup> | Rad-Hard 8-Bit Serial-In Parallel-Out Shift Register (300 krad (Si)) | TSSOP-14 | NiPdAu      | 14-NT           | 58 mg        |
| AF54RHC164CNT-R                | Rad-Hard 8-Bit Serial-In Parallel-Out Shift Register (300 krad (Si)) | TSSOP-14 | NiPdAu      | 14-NT           | 58 mg        |
| AF54RHC164CNT-J <sup>(1)</sup> | Rad-Hard 8-Bit Serial-In Parallel-Out Shift Register (300 krad (Si)) | TSSOP-14 | NiPdAu      | 14-NT           | 58 mg        |
| AF54RHC164ENT-R                | Rad-Hard 8-Bit Serial-In Parallel-Out Shift Register (for eval only) | TSSOP-14 | NiPdAu      | 14-NT           | 58 mg        |
| AF54RHC164ENT-J <sup>(1)</sup> | Rad-Hard 8-Bit Serial-In Parallel-Out Shift Register (for eval only) | TSSOP-14 | NiPdAu      | 14-NT           | 58 mg        |

<sup>(1)</sup> Available through distributors only.



**Figure 12:** Part Number Decoder

- RHA Designation  
**P** 30 krad (Si)  
**F** 300 krad (Si)
- Part Number  
**164** (8-Bit Serial-In Parallel-Out Shift Register)
- Pedigree  
**A** -55 to +125 °C (Burn-in)  
**B** -55 to +125 °C (No burn-in)  
**C** 25 °C (No burn-in)  
**E** 25 °C Functional Test Only (Evaluation)
- Lead Finish  
**N** Nickel-Palladium-Gold (NiPdAu)
- Package  
**T** 14-pin Thin Shrink Small Outline Package (TSSOP)
- Packaging  
**R** Tape and Reel<sup>(1)</sup>  
**J** JEDEC Tray

<sup>(1)</sup> [Contact us](#) for custom reel quantities. Orders less than full reel quantities may be shipped as cut tape.

## 10 REVISION HISTORY

| REVISION | DESCRIPTION      | DATE       |
|----------|------------------|------------|
| C00      | Initial release. | 2025-08-29 |

For the latest version of this document, please visit <https://www.apogeesemi.com>.

## 11 LEGAL

All product, product specifications and data are subject to change without notice.

Apogee Semiconductor provides technical data (such as datasheets), design resources (including reference designs), reliability data (including performance in radiation environments), application or other design advice, safety information, and other resources **“as is”** and with all faults, and disclaims all warranties, express and implied, including without limitation any implied warranties of merchantability, fitness for a particular purpose or non-infringement of third party intellectual property rights. These resources are intended for skilled engineers with understanding of high reliability and high radiation environments and its complexities.

Apogee Semiconductor is not responsible for: (1) selecting the suitable products for a given application, (2) designing, verifying, validating and testing it, or (3) ensuring that it meets any performance, safety, security, or other requirements. These resources are subject to change without advance notice. The use of these resources is restricted to the development of an application that uses the Apogee Semiconductor products described in them. Other reproduction and display of these resources is prohibited. No license is granted to any other Apogee Semiconductor intellectual property right or to any third-party intellectual property right.

Apogee Semiconductor disclaims responsibility and reserves the right to demand indemnification for any claims, damages, costs, losses, and liabilities arising out of wrongful use of these resources. The products are provided subject to Apogee Semiconductor's [Terms of Sale](https://www.apogeesemi.com/terms) (<https://www.apogeesemi.com/terms>) or other applicable terms provided in conjunction with applicable products. The provision of these resources does not expand or otherwise alter applicable warranties or warranty disclaimers for Apogee Semiconductor products.

Purchasers of these products acknowledge that they may be subject to and agree to abide by the United States laws and regulations controlling the export of technical data, computer software, electronic hardware and other commodities. The transfer of such items may require a license from the cognizant agency of the U.S. Government.