



TE0803 TRM

Revision v.55

Exported on 2024-09-24

Online version of this document:

<https://wiki.trenz-electronic.de/display/PD/TE0803+TRM>

1 Table of Contents

1	Table of Contents	2
2	Table of Figures	3
3	Table of Tables	4
4	Overview	5
4.1	Key Features	5
4.2	Block Diagram	6
4.3	Main Components	7
4.4	Initial Delivery State	8
5	Signals, Interfaces and Pins	9
5.1	Connectors	9
5.2	Test Points	10
6	On-board Peripherals	12
7	Configuration and System Control Signals	13
8	Power and Power-On Sequence	16
8.1	Power Rails	16
8.2	Recommended Power up Sequencing	17
9	Board to Board Connectors	22
9.1	Features	22
9.2	Connector Stacking height	22
9.3	Current Rating	23
9.4	Connector Speed Ratings	23
10	Technical Specifications	24
10.1	Absolute Maximum Ratings *)	24
10.2	Recommended Operating Conditions	25
10.3	Physical Dimensions	26
11	Currently Offered Variants	28
12	Revision History	29
12.1	Hardware Revision History	29
12.2	Document Change History	30
13	Disclaimer	33
13.1	Data Privacy	33
13.2	Document Warranty	33
13.3	Limitation of Liability	33
13.4	Copyright Notice	33
13.5	Technology Licenses	33
13.6	Environmental Protection	33
13.7	REACH, RoHS and WEEE	34

2 Table of Figures

Figure 1: TE0808 block diagram	6
Figure 2: TE0803 main components	7
Figure 3: Physical Dimension	27
Figure 4: Board hardware revision number.	29

3 Table of Tables

Table 1: Initial delivery state of programmable devices on the module.....	8
Table 2: Board Connectors	9
Table 3: Test Points Information	10
Table 4: On board peripherals.....	12
Table 5: Controller signal.....	13
Table 6: Module power rails.....	16
Table 7: Baseboard Design Hints.....	17
Table 8: Connectors.	22
Table 9: Speed rating.	23
Table 10: Absolute maximum ratings	24
Table 11: Recommended operating conditions.	25
Table 12: Trenz Electronic Shop Overview	28
Table 13: Hardware Revision History	29
Table 14: Document change history.	30

4 Overview

The Trenz Electronic TE0803 is an industrial grade MPSoC SOM integrating an AMD Zynq UltraScale+, DDR4 SDRAM with 64-Bit width data bus connection, SPI Boot Flash memory for configuration and operation, transceivers (SoC/Variant-dependent) and powerful switch-mode power supplies for all on-board voltages. A large number of configurable I/Os is provided via rugged high-speed stacking connections in a compact 5.2 cm x 7.6 cm form factor.

Refer to <http://trenz.org/te0803-info> for the current online version of this manual and other available documentation.

4.1 Key Features

- **SoC**
 - Device: ZU1 / ZU2 / ZU3 / ZU4 / ZU5 ¹⁾
 - Engine: CG / EG / EV ¹⁾
 - Speedgrade: -1 / -1L / -2 / -2L / -3 ¹⁾
 - Temperature Range: Extended / Industrial ¹⁾
 - Package: SFVC784
- **RAM/Storage**
 - 4 GByte DDR4 SDRAM ^{2) 3)}
 - 2 x 64 MByte Serial Flash ³⁾
 - EEPROM with MAC address
- **On Board**
 - Clock Generator
 - Oscillator
- **Interface**
 - 4 x B2B Connector (ST5)
 - up to 204 PL IO
 - HP: 156
 - HD: 0 / 48 ³⁾
 - up to 65 PS MIO
 - 4 GTR
 - 4 GTH (with ZU3T, ZU4 and higher)
 - I2C, JTAG, CONFIG
- **Power**
 - 3.3 V power supply via B2B Connector needed ⁵⁾.
- **Dimension**
 - 76 mm x 52 mm
- **Notes**
 - ¹⁾ Please, take care of the possible assembly options. Furthermore, check whether the power supply is powerful enough for your FPGA design.
 - ²⁾ Up to 8 GByte are possible with a maximum bandwidth of 2400 MBit/s.
 - ³⁾ Please, take care of the possible assembly options.
 - ⁵⁾ Dependent on the assembly option a higher input voltage may be possible.

4.2 Block Diagram




Figure 1: TE0808 block diagram

4.3 Main Components




Figure 2: TE0803 main components

1. SoC, U1
2. DDR4, U2, U3, U9, U12
3. Quad SPI Flash, U7, U17
4. Connector, J1, J2, J3, J4
5. EEPROM, U28
6. Clock Generator, U5
7. Oscillator, U6, U32
8. Done LED D1

4.4 Initial Delivery State

Storage device name	Content	Notes
Quad SPI Flash	not programmed	
EEPROM	not programmed besides factory programmed MAC address	
DDR4 SDRAM	not programmed	
Programmable Clock Generator	not programmed	

Table 1: Initial delivery state of programmable devices on the module

5 Signals, Interfaces and Pins

5.1 Connectors

Connector Type	Designator	Interface	IO CNT	Notes
B2B	JM1	MGT PL	up to 4 x MGT (RX/TX)	Assembly option dependent.
B2B	JM1	HP	52 SE / 24 DIFF	
B2B	JM2	MGT PS	2 x MGT CLK	
B2B	JM2	CLK	2 x DIFF CLK	PLL, 1 x Input, 1 x Output
B2B	JM2	MGT PS	4 x MGT (RX/TX)	
B2B	JM2	CFG ¹⁾	1x JTAG	
B2B	JM2	CFG ¹⁾	4x MODE	
B2B	JM2	CFG ¹⁾	1 x I2C	PLL, EEPROM
B2B	JM2	CFG ¹⁾	29 CTRL/Status	
B2B	JM3	HD	up to 48 SE / 24 DIFF	Assembly option dependent.
B2B	JM3	MGT PL	MGT CLK	
B2B	JM3	MIO	65 GPIO	
B2B	JM4	HP	104 SE / 48 DIFF	

Table 2: Board Connectors

1) see [Configuration and System Control Signals](#) (see page 13)

5.2 Test Points

Test Point	Signal	Notes ¹⁾
TP1	PLL_SCL	pulled-up to PS_1V8
TP2	PLL_SDA	pulled-up to PS_1V8
TP3	GND	
TP4	GND	
TP5	GND	
TP6	PL_1V8	
TP7	GND	
TP8	GND	
TP9	PL_VCCINT_IO	
TP10	GND	
TP11	PL_VCCINT	
TP12	PL_VCU_0V9	
TP13	FP_0V85	
TP14	PS_1V8	
TP15	GND	
TP16	DDR_2V5	

Test Point	Signal	Notes ¹⁾
TP17	DDR_PLL	
TP18	DDR_1V2	
TP20	MGTAVTT	
TP21	VTT	
TP22	PL_GT_1V05	
TP23	VREFA	
TP24	MGTVCCAUX	
TP25	MGTAVCC	
TP27	PS_PLL	
TP28	PS_AVTT	
TP29	LP_0V85	
TP30	PS_AUX	
TP31	PS_AVCC	
TP32	PS_CLK	
TP34	POR_B	pulled-up to PS_1V8

Table 3: Test Points Information
¹⁾ Direction:

- IN: Input from the point of view of this board.
- OUT: Output from the point of view of this board.

6 On-board Peripherals

Chip/Interface	Designator	Connected To	Notes
DDR4 SDRAM	U2, U3, U9, U12	SoC - PS	
Quad SPI Flash	U7, U17	SoC - PS	Booting.
EEPROM	U28	B2B - J2	
Clock Generator	U5	B2B - J2 SoC -MGT	
Oscillator	U6	Clock Generator	25 MHz
Oscillator	U32	SoC	33.333333 MHz

Table 4: On board peripherals

7 Configuration and System Control Signals

Connector+ Pin	Signal Name	Direction ¹⁾	Description
J2-82	PG_PSGT	OUT	GTR transceivers powered-up.
J2-83	MR	IN	Manual reset.
J2-84	EN_PSGT	IN	Enable GTR transceiver power-up.
J2-86	ERR_STATUS	OUT	PS error status ²⁾ .
J2-88	ERR_OUT	OUT	PS error indication ²⁾ .
J2-90	PLL_SCL	IN	I2C clock. Pulled up to PS_1V8.
J2-91	PG_GT_R	OUT	Right GTH Transceivers powered-up.
J2-92	PLL_SDA	IN/OUT	I2C data. Pulled up to PS_1V8.
J2-95	EN_GT_R	IN	Enable right GTH transceiver power-up.
J2-96	SRST_B	IN	System reset ²⁾ . Pulled-up to PS_1V8.
J2-97	PG_VCU	OUT	VCU powered-up.
J2-98	INIT_B	IN/OUT	Initialization completion indicator after POR ²⁾ . Pulled-up to PS_1V8.
J2-100	PROG_B	IN/OUT	Power-on reset ²⁾ . Pulled-up to PS_1V8.

Connector+ Pin	Signal Name	Direction ¹⁾	Description
J2-101	EN_PL	IN	Enable programable logic power-up.
J2-102	EN_FPD	IN	Enable full-power domain power-up.
J2-103 / J2-105 / J2-107 / J2-109	MODE3. .0	IN	Boot mode selection ²⁾ : • JTAG • QUAD-SPI (32 Bit) • SD1 (2.0) • eMMC (1.8 V) • SD1 LS (3.0) Supported Modes depends also on used Carrier.
J2-104	PG_PL	OUT	Programmable logic powered-up. Pulled-up to PL_DCIN.
J2-106	LP_GOOD	OUT	Low-power domain powered-up. Pulled up to LP_DCDC.
J2-108	EN_LPD	IN	Enable low-power domain power-up.
J2-110	PG_FPD	OUT	Full-power domain powered-up. Pulled-up to DCDCIN.
J2-112	EN_DDR	IN	Enable DDR power-up.
J2-114	PG_DDR	OUT	DDR power supply powered-up. Pulled-up to DCDCIN.
J2-116	DONE	OUT	PS done signal ²⁾ . Pulled-up to PS_1V8.
J2-119 / J2-121	DX_P / DX_N	-	SoC temperatur sensing diode pins ²⁾ .
J2-120 / J2-122 / J2-124 / J2-126	TCK / TDI / TDO / TMS	Signal-dependent	JTAG configuration and debugging interface. JTAG reference voltage: PS_1V8

Connector+ Pin	Signal Name	Direction ¹⁾	Description
J2-125	PSBATT	IN	PS RTC Battery supply voltage ²⁾ ³⁾ .
J2-127	PUDC_B	IN	Configuration pull-ups setting ²⁾ . Pulled-up to PL_1V8.

Table 5: Controller signal.

¹⁾ Direction:

- IN: Input from the point of view of this board.
- OUT: Output from the point of view of this board.

²⁾ See UG1085 for additional information.

³⁾ See [Recommended Operating Conditions](#) (see page 25).

8 Power and Power-On Sequence

8.1 Power Rails

Power Rail Name/ Schematic Name	Connector + Pin	Direction ¹⁾	Notes
VCCO_66	J1-90 / J1-120	IN	
VREF_66	J1-108	IN	
PL_1V8	J1-91 / J1-121	OUT	
PL_DCIN	J1-151 / J1-153 / J1-155 / J1-157 / J1-159	IN	
LP_DCDC	J2-138 / J2-140 / J2-142 / J2-144	IN	
DCDCIN	J2-153 / J2-154 / J2-155 / J2-156 / J2-157 / J2-158 / J2-159 / J2-160	IN	
PS_1V8	J2-99 / J3-147 / J3-148	OUT	
PS_BATT	J2-125	IN	
DDR_1V2	J2-135	OUT	
VCCO_25	J3-15 / J3-16	IN	
VCCO_26	J3-43 / J3-44	IN	
GT_DCDC	J3-157 / J3-158 / J3-159 / J3-160	IN	
VCCO_64	J4-58 / J4-106	IN	
VREF_64	J4-88	IN	

Power Rail Name/ Schematic Name	Connector + Pin	Direction ¹⁾	Notes
VCCO_65	J4-69 / J4-105	IN	
VREF_65	J4-15	IN	

Table 6: Module power rails.
¹⁾ Direction:

- IN: Input from the point of view of this board.
- OUT: Output from the point of view of this board.

8.2 Recommended Power up Sequencing

Sequence	Net name	Recommended Voltage Range	Pull-up/down	Description	Notes
0	-	-	-	Configuration signal setup.	See Configuration and System Control Signals (see page 13).
1 ¹⁾	PSBATT	1.2 V ... 1.5 V	-	Battery connection.	Battery Power Domain usage. When not used, tie to GND.
2	Processing System (PS):			Procedure for PS starting.	
2.1	Low-power domain:			Bring-up for low-power domain PS.	
2.1.1	LP_DCDC	3.3 V ($\pm 5\%$) ²⁾	-	Low-power domain power supply.	Main module power supply for low-power domain. 5.5 A recommended. Power consumption depends

Sequence	Net name	Recommended Voltage Range	Pull-up/down	Description	Notes
					mainly on design and cooling solution.
2.1.2	EN_LPD	-	-	Low-power domain power enable.	
2.1.3	LP_GOOD	-	PU ³⁾ , LP_DC DC	Low-power domain power good status.	Module power-on sequencing for low-power domain finished.
2.2	Full-power domain:			Bring-up for full-power domain PS.	Full-power PS domain needs powered low-power PS domain.
2.2.1	DCDCIN	3.3 V ($\pm 5\%$) ²⁾		Full-power domain and GTR transceiver power supply.	Main module power supply for full-power domain. 7 A recommended. Power consumption depends mainly on design and cooling solution.
2.2.2	EN_FPD	DCDCIN	-	Full-power domain power enable.	
2.2.3	PG_FPD	-	PU ³⁾ , DCDCIN	Full-power domain power good status.	Module power-on sequencing for full-power domain finished.
2.2.4	EN_DDR	DCDCIN	-	DDR memory power enable.	

Sequence	Net name	Recommended Voltage Range	Pull-up/down	Description	Notes
2.2.5	PG_DDR	-	PU ³⁾ , DCDCIN	DDR memory power good status.	Module power-on sequencing for DDR memory finished.
2.3	GTR Transceiver			Procedure for GTR transceiver starting.	PS transceiver usage needs powered PS (low- and full-power domain).
2.3.1	EN_PSGT	DCDCIN	-	GTR transceiver power enable.	
2.3.2	PG_PSGT	-	-	GTR transceiver power good status.	Module power-on sequencing for GTR transceiver finished.
2	Programmable Logic (PL)			Procedure for PL starting.	PL usage needs powered PS low-power domain.
2.1	PL_DCIN	3.3 V ($\pm 5\%$) ²⁾	-	Programmable logic power supply.	Main module power supply for programmable logic. 12 A recommended. Power consumption depends mainly on design and cooling solution.
2.2	EN_PL	-	PU ³⁾ , PL_DCIN	Programmable logic power enable.	
2.3	PG_PL	-	PU ³⁾ , PL_DCIN	Programmable logic power good status.	Module power-on sequencing for programmable logic finished. Periphery and variable bank voltages can be enabled on carrier.

Sequence	Net name	Recommended Voltage Range	Pull-up/down	Description	Notes
2.4	PG_VCU	-	PU ³⁾ , PL_DCI N	Video codec unit power good status.	Assembly variant dependent.
2.5	VCCO_25 / VCCO_26 / VCCO_64 / VCCO_65 / VCCO_66	4)	-	Module bank voltages.	Enable bank voltages after PG_PL deassertion.
3	GTH / GTY Transceiver			Procedure for GTH / GTY transceiver starting.	PL transceiver usage needs powered PL and low-power PS domain.
3.1	GT_DCDC	3.3 V ($\pm$ 5 %) ²⁾	-	GTH transceiver power supply.	Main module power supply for GTH transceiver. 5 A recommended. Power consumption depends mainly on design and cooling solution.
3.2	EN_GT_R	GT_DCDC	-	GTH right transceiver power enable.	
3.3	PG_GT_R	-	-	GTH transceiver power good status.	

Sequence	Net name	Recommended Voltage Range	Pull-up/down	Description	Notes
4	MR			Manual Reset	Low active release after all needed power domains are enabled.

Table 7: Baseboard Design Hints

¹⁾ Optional

²⁾ Dependent on the assembly option a higher input voltage may be possible.

³⁾ On module

⁴⁾ See DS925 for additional information.

9 Board to Board Connectors

5.2 x 7.6 cm UltraSoM+ modules use four Samtec Razor Beam LP Terminal Strip ([ST5¹](#)) on the bottom side.

- 4x REF-192552-02 (160-pins)
 - ST5 Mates with SS5

5.2 x 7.6 cm UltraSoM+ carrier use four Samtec Razor Beam LP Socket Strip ([SS5²](#)) on the top side.

- 4x REF192552-01 (160-pins)
 - SS5 Mates with ST5

9.1 Features

- Board-to-Board Connector 160-pins, 80 contacts per row
- Ultrafine .0197" (0.50 mm) pitch
- Narrow body design saves space on board
- Lead style -03.5
- Samtec 28+ Gbps Solution
- Mates with: ST5
- Insulator Material: Liquid Crystal Polymer, schwarz
- Operating Temperature Range: -55°C bis +125°C
- Lead-Free Solderable: Yes
- RoHS Konform: Yes

9.2 Connector Stacking height

When using the standard type on baseboard and module, the mating height is 5 mm.

Other mating heights are possible by using connectors with a different height:

Order number	REF number	Samtec Number	Type	Contribution to stacking height	Comment
27219	REF192552-01	SS5-80-3.50-L-D-K-TR	Baseboard connector	3.5mm	Standard connector used on carrier
27018	REF-189545-02	SS5-80-3.00-L-D-K-TR	Baseboard connector	3 mm	Assembly option on request
27220	REF-192552-02	ST5-80-1.50-L-D-P-TR	Module connector	1.5 mm	Standard connector

¹ <https://www.samtec.com/products/st5>

² <https://www.samtec.com/products/st5>

Order number	REF number	Samtec Number	Type	Contribution to stacking height	Comment
					used on modules
27017	REF-1895 45-01	ST5-80-1.00 -L-D-P-TR	Module connector	1 mm	Assembly option on request

Table 8: Connectors.

The module can be manufactured using other connectors upon request.

9.3 Current Rating

Current rating of Samtec Razor Beam LP Terminal/Socket Strip ST5/SS5 B2B connectors is 1.5 A per pin (1 pin powered per row).

9.4 Connector Speed Ratings

The connector speed rating depends on the stacking height:

Stacking height	Speed rating
4 mm, Single-Ended	13GHz/26Gbps
4 mm, Differential	13.5GHz/27Gbps
5 mm, Single-Ended	13.5GHz/27Gbps
5 mm, Differential	20GHz/40 Gbps

Table 9: Speed rating.

The SS5/ST5 series board-to-board spacing is currently available in 4mm (0.157"), 4.5mm (0.177") and 5mm (0.197") stack heights.

The data in the reports is applicable only to the 4mm and 5mm board-to-board mated connector stack height.

10 Technical Specifications

10.1 Absolute Maximum Ratings ^{*)}

Power Rail Name/ Schematic Name	Description	Min	Max	Unit
LP_DCDC	Micromodule Power	-0.300	4.0	V
DCDCIN	Micromodule Power	-0.300	6.5	V
GT_DCDC	Micromodule Power	-0.300	6.0	V
PL_DCIN	Micromodule Power	-0.300	4.0	V
PS_BATT	RTC / BBRAM	-0.500	2.000	V
VCCO_25	HD IO Bank power supply	-0.500	3.400	V
VCCO_26	HD IO Bank power supply	-0.500	3.400	V
VCCO_64	HP IO Bank power supply	-0.500	2.000	V
VCCO_65	HP IO Bank power supply	-0.500	2.000	V
VCCO_66	HP IO Bank power supply	-0.500	2.000	V
VREF_64	Bank input reference voltage	-0.500	2.000	V

Power Rail Name/ Schematic Name	Description	Min	Max	Unit
VREF_65	Bank input reference voltage	-0.500	2.000	V
VREF_66	Bank input reference voltage	-0.500	2.000	V

Table 10: Absolute maximum ratings

*) Stresses beyond those listed under [Absolute Maximum Ratings](#) (see page 24) may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under [Recommended Operating Condition](#) (see page 0). Exposure to absolute-maximum rated conditions for extended periods may affect device reliability.

10.2 Recommended Operating Conditions

This TRM is generic for all variants. Temperature range can be differ depending on the assembly version. Voltage range is mostly the same during variants (exceptions are possible, depending on custom request)

Operating temperature range depends also on customer design and cooling solution. Please contact us for options.

- Variants of modules are described here: [Article Number Information](#)³
- Modules with commercial temperature grade are equipped with components that cover at least the range of 0°C to 75°C
- Modules with extended temperature grade are equipped with components that cover at least the range of 0°C to 85°C
- Modules with industrial temperature grade are equipped with components that cover at least the range of -40°C to 85°C
- The actual operating temperature range will depend on the FPGA / SoC design / usage and cooling and other variables.

Parameter	Min	Max	Units	Reference Document
LP_DCDC ¹⁾	3.135	3.465	V	
DCDCIN ¹⁾	3.135	3.465	V	
GT_DCDC ¹⁾	3.135	3.465	V	

³ <https://wiki.trenz-electronic.de/display/PD/Article+Number+Information>

Parameter	Min	Max	Units	Reference Document
PL_DCIN ¹⁾	3.135	3.465	V	
PS_BATT	1.200	1.500	V	See FPGA datasheet.
VCCO_25	1.140	3.400	V	See FPGA datasheet.
VCCO_26	1.140	3.400	V	See FPGA datasheet.
VCCO_64	0.950	1.900	V	See FPGA datasheet.
VCCO_65	0.950	1.900	V	See FPGA datasheet.
VCCO_66	0.950	1.900	V	See FPGA datasheet.
VREF_64	0.6	1.2	V	See FPGA datasheet.
VREF_65	0.6	1.2	V	See FPGA datasheet.
VREF_66	0.6	1.2	V	See FPGA datasheet.

Table 11: Recommended operating conditions.

¹⁾ Higher values may possible. For more information consult schematic and according datasheets.

10.3 Physical Dimensions

- Module size: 76 mm × 52 mm. Please download the assembly diagram for exact numbers.
- Mating height with standard connectors: 5 mm.

PCB thickness: 1.740 mm (± 10 %).




Figure 3: Physical Dimension

11 Currently Offered Variants

Trenz shop TE0803 overview page	
English page⁴	German page⁵

Table 12: Trenz Electronic Shop Overview

⁴ <https://shop.trenz-electronic.de/en/search?sSearch=TE0803>

⁵ <https://shop.trenz-electronic.de/de/search?sSearch=TE0803>

12 Revision History

12.1 Hardware Revision History



Figure 4: Board hardware revision number.

Date	Revision	Changes	Documentation Link
2020-12-15	04	- Revised PL_VCCINT power supply. EN63A0QI replaced by TPS548A28RWWR. PCB: revised routing and components placement; - Added support of wide SDRAM DDR4 packages. PCB: revised routing and components placement; - Added option to select POR_OVERRIDE level (R12 and R93) - VCCO pins for unused Bank 44 connected together. Same for unused Bank 24 (UG583 recommendation) - PCB: updated signal trace lengths. - PCB: updated silkscreen. Added company address, CE and WEEE symbols; - PCB: added module orientation rectangle pointer - Changed resistor values of R29, R31, R35, R39, R44-R47 (BOM optimization) - Removed traceability part (Obsolete component) - Changed capacitor C92 for all variants from 100 nF to 1 nF. - U4 can be either TPS548A28RWWR or MPQ8633BGLE-Z which is up to Trenz Electronic GmbH.	TE0803-04⁶

⁶ https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Modules_and_Module_Carriers/5.2x7.6/TE0803/REV04/Documents

Date	Revision	Changes	Documentation Link
2019-03-18	03	- Added support of DDP DDR4 - Added support of Low power FPGA (-L1/L2). - Revised testpoints - Revised J1-J4 connectors net label style	TE0803-03⁷
2018-07-19	02	- Added LDO to DDR_PLL - All differential pairs length matched with tolerance 0.1mm (excluding package delays) - Added MAC EEPROM U28 - VPS_MGTRAVCC set to 0.85V - Added pull-up resistors R68, R69	TE0803-02⁸
2016-12-23	01	First production release	TE0803-01⁹

Table 13: Hardware Revision History

Hardware revision number can be found on the PCB board together with the module model number separated by the dash.

12.2 Document Change History

Date	Revision	Contributor	Description
 2024-09-24	v.55 (see page 5)	John Hartfiel¹⁰	Review and publishing
2023-10-06	v.52	ED	- Updated to new TRM style - Updated for REV04
2022-05-19	v.51	ED	Added note regarding DCDC U4.
2022-02-25	v.50	John Hartfiel	Add Note to PLL
2022-02-08	v.46	John Hartfiel	Correction on Power section

⁷ https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Modules_and_Module_Carriers/5.2x7.6/TE0803/REV03/Documents

⁸ https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Modules_and_Module_Carriers/5.2x7.6/TE0803/REV02/Documents

⁹ https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Modules_and_Module_Carriers/5.2x7.6/TE0803/REV01/Documents

¹⁰ <https://wiki.trenz-electronic.de/display/~j.hartfiel>

Date	Revision	Contributor	Description
			• Correction GTH Clock connection
2021-05-17	v.41	John Hartfiel	• typo correction in DDR section
2021-03-11	v.40	John Hartfiel	• typo • fixed MGT Lanes RX/TX order
2019-07-15	v.36	John Hartfiel	• correction SPLN section
2019-07-02	v.35	John Hartfiel	• add eeprom section • update PCB Revision section
2019-06-19	v.33	John Hartfiel	• update links • correction flash section
2018-08-20	v.29	John Hartfiel	• power section: add missing PS_1V8 output pin
2018-08-06	v.28	John Hartfiel	• typo correction
2017-11-13	v.23	Ali Naseri	• updated B2B connector max. current rating per pin
2017-11-13	v.19	John Hartfiel	• rework B2B section
2017-10-19	v.18	John Hartfiel	• Removed ES1 Note
2017-08-15	v.17	Vitali Tsiukala	• Changed Signals Count in the table B2B-connectors
2017-08-07	v.14	Jan Kumann	• New smaller images. • New QSPI Flash MIO mapping table. • Temperature information changes. • Few corrections.
2017-05-17	V.4	Ali Naseri	Current TRM release.

Date	Revision	Contributor	Description
2017-05-10	v.1	Ali Naseri	Initial document.
--	all	Vitali Tsiukala ¹¹ , Ali Naseri ¹² , Antti Lukats ¹³ , ED ¹⁴ , GH ¹⁵ , John Hartfiel ¹⁶ , Jan Kumann ¹⁷ , Martin Rohrmüller ¹⁸ , Susanne Kunath ¹⁹ , Thorsten Trenz ²⁰	• --

Table 14: Document change history.

11 <https://wiki.trenz-electronic.de/display/~Vitali.Tsiukala>

12 <https://wiki.trenz-electronic.de/display/~a.naseri>

13 <https://wiki.trenz-electronic.de/display/~antti.lukats>

14 <https://wiki.trenz-electronic.de/display/~e.dyck>

15 <https://wiki.trenz-electronic.de/display/~gherrera>

16 <https://wiki.trenz-electronic.de/display/~j.hartfiel>

17 <https://wiki.trenz-electronic.de/display/~j.kumann>

18 <https://wiki.trenz-electronic.de/display/~m.rohrmueller>

19 <https://wiki.trenz-electronic.de/display/~s.kunath>

20 <https://wiki.trenz-electronic.de/display/~tht>

13 Disclaimer

13.1 Data Privacy

Please also note our data protection declaration at <https://www.trenz-electronic.de/en/Data-protection-Privacy>

13.2 Document Warranty

The material contained in this document is provided “as is” and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

13.3 Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

13.4 Copyright Notice

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

13.5 Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

13.6 Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

13.7 REACH, RoHS and WEEE

REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of [REACH](#)²¹. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no [SVHC \(Substances of Very High Concern\) on the Candidate List](#)²² are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the [European Chemicals Agency \(ECHA\)](#)²³.

RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

 2019-06-07

²¹ <http://guidance.echa.europa.eu/>

²² <https://echa.europa.eu/candidate-list-table>

²³ <http://www.echa.europa.eu/>