

1

2

3

4

A

B

C

D

A

B

C

D

REV	Description	
-01	Initial revision	MT



Title: TEG2000 - Changes list		
A4	Number: TEG2000 A1I-1A	Rev. 01
Date: 08-Aug-23	Copyright: Trenz Electronic GmbH	Page 1 of 10
Filename: Revision_Changes.SchDoc		


1

2

3


4

System Overview



TEG2000.SchDoc
FPGA-PWR.SchDoc

Power Sequence



Supported Voltage Ranges:

Power Rail	Direction	Range	Tolerance	Description	Note
VIN	IN	3.3 - 5.0V	+/-5%	Micromodule Power	-
3.3VIN	IN	3.3V	+/-5%	Micromodule Power	-
VCCIOA	IN	1.1 - 2.7V	+/-3%	IO Banks NB/EB/EA	-
VCCIOC	IN	1.1 - 2.7V	+/-3%	IO Bank SA	-
VCCIOD	IN	1.1 - 2.7V	+/-5%	IO Banks NA/WB/WC	-
1.8V	OUT	1.8V	+/-3%	Power for Carrier	-
3.3V	OUT	3.3V	+/-5%	Power for Carrier	-



Title: TEG2000 - System Overview		
A4	Number: TEG2000 A11-1A	Rev. 01
Date: 17-Apr-24	Copyright: Trenz Electronic GmbH	Page 2 of 10
Filename: Overview.SchDoc		

1

2


3

4

A

A

Mount.Hole 3.2mm Mount.Hole 3.2mm



Serial
Serial
Serialnumber 6,3 x 6.3mm

LOGO

TE Logo PRINT Layer

LOGO PRINT

CE

CE Logo on Top Overlay

CE-TOPOVERLAY

RoHS

RoHS Logo on Top Overlay

RoHS-TOPOVERLAY

WEEE


WEEE Logo on Top Overlay

WEEE-TOPOVERLAY

Top of Board



Screw M3x4




Standoff M3x8 II



Screw M3x6



Screw M3x4




Standoff M3x8 II



Screw M3x6



Screw M3x4




Standoff M3x8 II



Screw M3x6



Screw M3x4



Standoff M3x8 II



Screw M3x6

Bottom side testpoints:

1V TP5

FAILED n TP22
DONE TP6
PROG B TP7
GND TP8
GND TP9




Top side testpoints:

1V TP10
1.8V TP11
VIN TP12
3.3VIN TP13
3.3V TP14
VCCIOA TP15
VCCIOC TP16
VCCIOD TP17

FAILED n TP23
DONE TP18
PROG B TP19
GND TP20
GND TP21

Special notes:

Based on P001



Assembly variant A1I-1A
Created by MT
Modified by -
Modified at -
SVN Revision 18871 [Locally Modified]



Title: TEG2000		
A4	Number: TEG2000 A1I-1A	Rev. 01
Date: 14-Apr-25	Copyright: Trenz Electronic GmbH	Page 3 of 10
Filename: TEG2000.SchDoc		

1

2

3

4

D

D












1

2

3

4



Title: TEG2000 - Banks NA/WB/WC/SA			
A4	Number: TEG2000 A1I-1A	Rev. 01	
Date: 14-Apr-25	Copyright: Trenz Electronic GmbH		Page 5 of 10
Filename: IOBANKS0.SchDoc			

1

2

3

4

1




2

3

4




A

A






B

B





C

C



D

D




Title: TEG2000 - Banks NB/EB/EA/SB		
A4	Number: TEG2000 A1I-1A	Rev. 01
Date: 14-Apr-25	Copyright: Trenz Electronic GmbH	Page 6 of 10
Filename: IOBANKS1.SchDoc		

1


2

3




4







Title: TEG2000 - Configuration		
A4	Number: TEG2000 A11-1A	Rev. 01
Date: 14-Apr-25	Copyright: Trenz Electronic GmbH	Page 7 of 10
Filename: FPGA-CFG.SchDoc		



Title: TEG2000 - MGT		
A4	Number: TEG2000 A1I-1A	Rev. 01
Date: 14-Apr-25	Copyright: Trenz Electronic GmbH	Page 8 of 10
Filename: FPGA-MGT.SchDoc		





R39 populated: FPGA reset driven by an external logic through PROG_B
 R39 not populated: FPGA reset using internal POR
 See R20 and R26 also



Title: TEG2000 - POWER		
A4	Number: TEG2000 A1I-1A	Rev. 01
Date: 29-Aug-23	Copyright: Trenz Electronic GmbH	Page 10 of 10
Filename: PWR.SchDoc		