





Regarding the usage of our schematics and alike documentation for Trenz module .

Project is protected under copyright and we strongly and strictly prohibit the reverse engineering or recreation, even if the design is just adapted or modified. TE0841 is protected under such right and in case of plagiarism we will have to do anything necessary in order to protect our assets.

Schematics and other handouts serve for informational purposes only!


	Title: TE0841 - Legal Notices		
	A4	Number: TE0841 32I31-A	Rev. 03
	Date: 17-May-24	Copyright: Trenz Electronic GmbH	Page 1 of 24
	Filename: Legal_Notices.SchDoc		

<

U_FPGA-PWR
FPGA-PWR.SchDoc
U_PWR1
PWR1.SchDoc
U_PWR3
PWR3.SchDoc

U_FPGA-B47
FPGA-B47.SchDoc
U_PWR2
PWR2.SchDoc
U_PWR-DIAGRAM
Power_Diagram.SchDoc

System Overview





Top side testpoints:

PLL_SCL	TP1
PLL_SDA	TP2
3.3VIN	TP3
PL_1V8	TP4
B64_VCO	TP5
B66_VCO	TP6
B67_VCO	TP7
B68_VCO	TP8
VBAT_IN	TP9
VBATT	TP10
MGT_AUX	TP11
GND	TP12
PROG_B	TP13
DONE	TP14
INIT_B	TP15
GND	TP16

Bottom side testpoints:

PLL_SCL	TP17
PLL_SDA	TP18
PL_GT_1V42	TP19
PL_GT_1V2	TP20
DDR_2V5	TP21
DDR_1V2	TP22
0.95V	TP23
MGTAVCC	TP24
MGTAVTT	TP25
VBATT	TP26
MGT_AUX	TP27
AVCC	TP28
PROG_B	TP29
DONE	TP30
INIT_B	TP31
GND	TP32
PG_ALL	TP33
A_DDR4-TEN	TP34
VREFA	TP35
VREFA2	TP36
B_DDR4-TEN	TP37

Top of Board



Special notes:

UKCA

UKCA Logo on Top Overlay

UKCA-TOPOVERLAY
RoHS

RoHS Logo on Top Overlay

RoHS-TOPOVERLAY

Serial
Serial
Serialnumber 6,3 x 6.3mm

CE


CE Logo on Top Overlay

CE-TOPOVERLAY



Title: TE0841		
A4	Number: TE0841 32I31-A	Rev. 03
Date: 28-May-24	Copyright: Trenz Electronic GmbH	Page 3 of 24
Filename: TE0841.SchDoc		

Power-on sequencing:



Current Consumers:


Power Rail	Voltage	Consumer	Note
0.95V	0.95V	FPGA VCCINT FPGA VCCBRAM FPGA VCCINT_IO	-
DDR_2V5	2.5V	DDR4 VPP	-
DDR_1V2	1.2V	FPGA VCCO_44 FPGA VCCO_46 DDR4 VDD	-
PL_1V8	1.8V	FPGA VCCO_0 FPGA VCCO_45 QUAD CLK VDDO CPLD VCCIO2 FPGA VCCAUX FPGA VCCAUX_IO QSPI FLASH VCC FPGA VCC_ADC	-
MGTAVCC	1.0V	FPGA MGTAVCC	-
MGTAVTT	1.2V	FPGA MGTAVTT	-
MGTAUX	1.8V	FPGA MGTAUX	-
3.3V	3.3V	FPGA VCCO_65 QUAD CLK VDD	-


Supported Voltage Ranges:

Power Rail	Direction	Range	Tolerance	Description	Note
VIN	IN	3.3V-5.0V	+5%/-3%	Micromodule Power	-
3.3VIN	IN	3.3V	+/-5%	Micromodule Power	-
VBAT_IN	IN	2.2 - 5.5V	-	Fpga Vbatt	-
B64_VCCO	IN	1.14 - 3.4V	-	IO Bank64	-
B66_VCCO	IN	0.95 - 1.89V	-	IO Bank66	-
B67_VCCO	IN	0.95 - 1.89V	-	IO Bank67	-
B68_VCCO	IN	0.95 - 1.89V	-	IO Bank68	-
3.3V	OUT	3.3V	+/-3%	Power for Carrier	-
PL_1V8	OUT	1.8V	+/-3%	Power for Carrier	-




Title: TE0841 - Power Diagram		
A4	Number: TE0841 32I31-A	Rev. 03
Date: 21-May-24	Copyright: Trenz Electronic GmbH	Page 4 of 24
Filename: Power_Diagram.SchDoc		







		Title: TE0841 - MISC	
		A4 Number: TE0841 32I31-A	Rev. 03
Date: 22-May-24		Copyright: Trenz Electronic GmbH	
Filename: FPGA-MISC.SchDoc		Page 6 of 24	



Title: TE0841 - BANK44		
A4	Number: TE0841 32I31-A	Rev. 03
Date: 27-May-24	Copyright: Trenz Electronic GmbH	Page 7 of 24
Filename: FPGA-B44.SchDoc		





Title:

TE0841 - BANK46

A4

Number:

TE0841
32I31-A

Rev.

03


Date: 27-May-24

Copyright: Trenz Electronic GmbH


Page 9 of 24

Filename: FPGA-B46.SchDoc

1.14V - 3.4V




Title: TE0841 - BANK64		
A4	Number: TE0841 32I31-A	Rev. 03
Date: 17-May-24	Copyright: Trenz Electronic GmbH	Page 11 of 24
Filename: FPGA-B64.SchDoc		




Title: TE0841 - BANK65		
A4	Number: TE0841 32I31-A	Rev. 03
Date: 21-May-24	Copyright: Trenz Electronic GmbH	Page 12 of 24
Filename: FPGA-B65.SchDoc		

0.95V - 1.89V




Title: TE0841 - BANK66		
A4	Number: TE0841 32I31-A	Rev. 03
Date: 17-May-24	Copyright: Trenz Electronic GmbH	Page 13 of 24
Filename: FPGA-B66.SchDoc		

0.95V - 1.89V




Title: TE0841 - BANK67		
A4	Number: TE0841 32I31-A	Rev. 03
Date: 17-May-24	Copyright: Trenz Electronic GmbH	Page 14 of 24
Filename: FPGA-B67.SchDoc		


0.95V - 1.89V



Title: TE0841 - BANK68		
A4	Number: TE0841 32I31-A	Rev. 03
Date: 17-May-24	Copyright: Trenz Electronic GmbH	Page 15 of 24
Filename: FPGA-B68.SchDoc		



		Title: TE0841 - CPLD	
		Number: TE0841 32I31-A	Rev. 03
Date: 17-May-24		Copyright: Trenz Electronic GmbH	
Filename: CPLD.SchDoc		Page 18 of 24	






	Title: TE0841 - CLOCK		
	A4	Number: TE0841 32I31-A	Rev. 03
	Date: 23-May-24	Copyright: Trenz Electronic GmbH	Page 19 of 24
	Filename: Clock.SchDoc		

1

2

3

4




Title: TE0841 - DDR4_2			
A4	Number: TE0841 32I31-A		Rev. 03
Date: 22-May-24		Copyright: Trenz Electronic GmbH	Page 21 of 24
Filename: DDR4-RAM_2.SchDoc			

1


2

3





4



Title: TE0841 - POWER1			
A4	Number: TE0841 32I31-A		Rev. 03
Date: 21-May-24		Copyright: Trenz Electronic GmbH	Page 22 of 24
Filename: PWR1.SchDoc			



	Title: TE0841 - POWER2		
	A4	Number: TE0841 32I31-A	Rev. 03
	Date: 22-May-24	Copyright: Trenz Electronic GmbH	Page 23 of 24
	Filename: PWR2.SchDoc		



		Title: TE0841 - POWER3	
		A4	Rev. 03
Date: 24-May-24	Copyright: Trenz Electronic GmbH	Number: TE0841 32I31-A	Page 24 of 24
Filename: PWR3.SchDoc			