





Regarding the usage of our schematics and alike documentation for Trenz module .

Project is protected under copyright and we strongly and strictly prohibit the reverse engineering or recreation, even if the design is just adapted or modified. TE0841 is protected under such right and in case of plagiarism we will have to do anything necessary in order to protect our assets.

Schematics and other handouts serve for informational purposes only!

	Title: TE0841 - Legal Notices		
	A4	Number: TE0841 31C31-A	Rev. 03
	Date: 17-May-24	Copyright: Trenz Electronic GmbH	Page 1 of 24
	Filename: Legal_Notices.SchDoc		

1		2		3		4										
A	REV		Description				A									
	-01		Initial revision													
B	-01A		1) U1: changed schematic symbol. Next pins swapped to match same polarity order: -- AE13 (IO_L6P_T0U_N10_AD6P_64)/AE12 (IO_L6N_T0U_N11_AD6N_64) -- J5 (IO_L18P_T2U_N10_AD2P_66)/J4 (IO_L18N_T2U_N11_AD2N_66) 2) Net names changed (no electrical changes): JM1: swapped signals B64_L6: -- B64_L6_N - pin 40 (was pin 42) -- B64_L6_P - pin 42 (was pin 40) JM3: swapped signals B64_L6: -- B66_L18_N - pin 52 (was pin 54) -- B66_L18_P - pin 54 (was pin 52)				B									
	-02		1) U4 / U5: changed DDR4 chip: NT5AD256M16B2-GN -> K4A4G165WE-BCRC (K4A8G165WB-BIRC) 2) Fixed sense connection on DCDC 3) U6: changed SPI flash chip: N25Q256A11E1240E-> N25Q512A11G1240E 4) Full update LIB 5) Added additional resistors for support 16GBit DDR chips 6) Added strong pull-down to EN_PL 7) Added additional testpoints for I2C bus 8) Added additional MEMS oscillator (25MHz) 9) Changed pull-up power supply VIN -> 3.3VIN on the PG_DDR net 10) Added pull-down on the EN_DDR (04.05.2022) 11) S/N Track-it pad set not fitted 12) Change Resistor value R27 (49k9 -> 80k6), rename net "PL_GT_1V05 -> PL_GT_1V2" ----- (23.10.2023)													
C	-03		1) L1, L2, L3, L4, L5, L6 were changed from BKP0603HS121-T to MPZ0603S121HT000 2) D2 was added 3) Q1 TPS27082LDDCR was changed to MP5077GG-Z 4) U21 STM6710LWB6F was added 5) U7 and U14 were changed from EN63A0Q1 to LTM4638EY 6) Signal trace lengths were changed. PCB routing was improved 7) Legal Notices and Power diagram pages were added 8) System Overview was added on page TE0841.SchDoc 9) Net names for pins 4 and 5 for U11 were swapped 10) C70, C71, C72, C73, C74, C75, C76, C77, C78, C79, C80, C81, C82, C83, C84, C89 were added 11) R79, R80, R81, R82, R83 were added 12) R35 was changed from 4.7k to 2.37k 13) C49 was changed from 4u7 6.3V 0402 to 10u 16V 0603 14) TP3 - TP37 were added 15) R25, R26, R52, R57 were changed from 4k7 to 23k7 16) U11 was changed from DSC1123DL5-200 to SIT9121AI-2B1-XXE-200.00000 17) All SCH symbols and PCB footprints were updated from library 18) R11 was changed from 110k to 124k, net "PL_GT_1V35" was renamed to "PL_GT_1V42" 19) R71 setted as "DNP"		MT		C									
D																
1		2		3		4										
				 Title: TE0841 - Changes List <table><tr><td>A4</td><td>Number: TE0841 31C31-A</td><td>Rev. 03</td></tr><tr><td>Date: 27-May-24</td><td>Copyright: Trenz Electronic GmbH</td><td>Page 2 of 24</td></tr><tr><td colspan="3">Filename: Revision_Changes.SchDoc</td></tr></table>				A4	Number: TE0841 31C31-A	Rev. 03	Date: 27-May-24	Copyright: Trenz Electronic GmbH	Page 2 of 24	Filename: Revision_Changes.SchDoc		
A4	Number: TE0841 31C31-A	Rev. 03														
Date: 27-May-24	Copyright: Trenz Electronic GmbH	Page 2 of 24														
Filename: Revision_Changes.SchDoc																
1		2		3		4										


1

2

3

4

U_FPGA-PWR
FPGA-PWR.SchDoc
U_PWR1
PWR1.SchDoc
U_PWR3
PWR3.SchDoc
U_FPGA-B47
FPGA-B47.SchDoc
U_PWR2
PWR2.SchDoc
U_PWR-DIAGRAM
Power_Diagram.SchDoc





Top side testpoints:

PLL_SCL	TP1
PLL_SDA	TP2
3.3VIN	TP3
PL_1V8	TP4
B64_VCO	TP5
B66_VCO	TP6
B67_VCO	TP7
B68_VCO	TP8
VBAT_IN	TP9
VBATT	TP10
MGT_AUX	TP11
GND	TP12
PROG_B	TP13
DONE	TP14
INIT_B	TP15
GND	TP16

Bottom side testpoints:

PLL_SCL	TP17
PLL_SDA	TP18
PL_GT_1V42	TP19
PL_GT_1V2	TP20
DDR_2V5	TP21
DDR_1V2	TP22
0.95V	TP23
MGTAVCC	TP24
MGTAVTT	TP25
VBATT	TP26
MGT_AUX	TP27
AVCC	TP28
PROG_B	TP29
DONE	TP30
INIT_B	TP31
GND	TP32
PG_ALL	TP33
A_DDR4-TEN	TP34
VREFA	TP35
VREFA2	TP36
B_DDR4-TEN	TP37

Top of Board



Special notes:

UKCA
UKCA Logo on Top Overlay
UKCA-TOPOVERLAY
RoHS
RoHS Logo on Top Overlay
RoHS-TOPOVERLAY

Serial
Serial
Serialnumber 6,3 x 6.3mm

CE
CE Logo on Top Overlay
CE-TOPOVERLAY

		Title: TE0841		
		A4	Number: TE0841 31C31-A	Rev. 03
		Date: 28-May-24	Copyright: Trenz Electronic GmbH	Page 3 of 24
		Filename: TE0841.SchDoc		


1

2

3

4

Power-on sequencing:



Current Consumers:


Power Rail	Voltage	Consumer	Note
0.95V	0.95V	FPGA VCCINT FPGA VCCBRAM FPGA VCCINT_IO	-
DDR_2V5	2.5V	DDR4 VPP	-
DDR_1V2	1.2V	FPGA VCCO_44 FPGA VCCO_46 DDR4 VDD	-
PL_1V8	1.8V	FPGA VCCO_0 FPGA VCCO_45 QUAD CLK VDDO CPLD VCCIO2 FPGA VCCAUX FPGA VCCAUX_IO QSPI FLASH VCC FPGA VCC_ADC	-
MGTAVCC	1.0V	FPGA MGTAVCC	-
MGTAVTT	1.2V	FPGA MGTAVTT	-
MGTAUX	1.8V	FPGA MGTAUX	-
3.3V	3.3V	FPGA VCCO_65 QUAD CLK VDD	-


Supported Voltage Ranges:

Power Rail	Direction	Range	Tolerance	Description	Note
VIN	IN	3.3V-5.0V	+5%/-3%	Micromodule Power	-
3.3VIN	IN	3.3V	+/-5%	Micromodule Power	-
VBAT_IN	IN	2.2 - 5.5V	-	Fpga Vbatt	-
B64_VCCO	IN	1.14 - 3.4V	-	IO Bank64	-
B66_VCCO	IN	0.95 - 1.89V	-	IO Bank66	-
B67_VCCO	IN	0.95 - 1.89V	-	IO Bank67	-
B68_VCCO	IN	0.95 - 1.89V	-	IO Bank68	-
3.3V	OUT	3.3V	+/-3%	Power for Carrier	-
PL_1V8	OUT	1.8V	+/-3%	Power for Carrier	-



Title: TE0841 - Power Diagram		
A4	Number: TE0841 31C31-A	Rev. 03
Date: 21-May-24	Copyright: Trenz Electronic GmbH	Page 4 of 24
Filename: Power_Diagram.SchDoc		






XCKU035-1SFVA784C



Title: TE0841 - BANK44			
A4	Number: TE0841 31C31-A		Rev. 03
Date: 27-May-24		Copyright: Trenz Electronic GmbH	Page 7 of 24
Filename: FPGA-B44.SchDoc			




1

2

3

4




Title: TE0841 - BANK46			
A4	Number: TE0841 31C31-A		Rev. 03
Date: 27-May-24	Copyright: Trenz Electronic GmbH		Page 9 of 24
Filename: FPGA-B46.SchDoc			

1

2


3

4




Title: TE0841 - BANK47		
A4	Number: TE0841 31C31-A	Rev. 03
Date: 17-May-24	Copyright: Trenz Electronic GmbH	Page 10 of 24
Filename: FPGA-B47.SchDoc		

1.14V - 3.4V




Title: TE0841 - BANK64			
A4	Number: TE0841 31C31-A		Rev. 03
Date: 17-May-24		Copyright: Trenz Electronic GmbH	Page 11 of 24
Filename: FPGA-B64.SchDoc			




Title: TE0841 - BANK65		
A4	Number: TE0841 31C31-A	Rev. 03
Date: 21-May-24	Copyright: Trenz Electronic GmbH	Page 12 of 24
Filename: FPGA-B65.SchDoc		

0.95V - 1.89V




Title: TE0841 - BANK66		
A4	Number: TE0841 31C31-A	Rev. 03
Date: 17-May-24	Copyright: Trenz Electronic GmbH	Page 13 of 24
Filename: FPGA-B66.SchDoc		

0.95V - 1.89V



Title: TE0841 - BANK67		
A4	Number: TE0841 31C31-A	Rev. 03
Date: 17-May-24	Copyright: Trenz Electronic GmbH	Page 14 of 24
Filename: FPGA-B67.SchDoc		

0.95V - 1.89V




Title: TE0841 - BANK68			
A4	Number: TE0841 31C31-A		Rev. 03
Date: 17-May-24		Copyright: Trenz Electronic GmbH	Page 15 of 24
Filename: FPGA-B68.SchDoc			

1

2

3

4






Title: TE0841 - MGT			
A4	Number: TE0841 31C31-A		Rev. 03
Date: 17-May-24		Copyright: Trenz Electronic GmbH	Page 16 of 24
Filename: FPGA-MGT.SchDoc			

1


2

3

4



	Title: TE0841 - FPGA POWER		
	A4	Number: TE0841 31C31-A	Rev. 03
	Date: 17-May-24	Copyright: Trenz Electronic GmbH	Page 17 of 24
	Filename: FPGA-PWR.SchDoc		




1

2

3

4




Title: TE0841 - DDR4_2		
A4	Number: TE0841 31C31-A	Rev. 03
Date: 22-May-24	Copyright: Trenz Electronic GmbH	Page 21 of 24
Filename: DDR4-RAM_2.SchDoc		

1

2

3


4







Internal compensation: R70 set populated; R78, C68, C69 set as DNP
 External compensation: R70 set as DNP; R78, C68, C69 set populated



Title: TE0841 - POWER1			
A4	Number: TE0841 31C31-A		Rev. 03
Date: 21-May-24	Copyright: Trenz Electronic GmbH		Page 22 of 24
Filename: PWR1.SchDoc			



	Title: TE0841 - POWER2		
	A4	Number: TE0841 31C31-A	Rev. 03
	Date: 22-May-24	Copyright: Trenz Electronic GmbH	Page 23 of 24
	Filename: PWR2.SchDoc		



		Title: TE0841 - POWER3	
		A4	Rev. 03
Date: 24-May-24	Copyright: Trenz Electronic GmbH	Number: TE0841 31C31-A	Page 24 of 24
Filename: PWR3.SchDoc			