


# MYC-Y7Z010/20-V2

## System-On-Module


### Overview




- ✓ 667MHz Xilinx XC7Z010/20 ARM Cortex-A9 Processor with Xilinx 7-series FPGA logic
- ✓ 512MB DDR3 SDRAM (2 x 256MB, 32-bit), 4GB eMMC, 16MB QSPI Flash
- ✓ On-board Gigabit Ethernet PHY
- ✓ 1.27mm pitch 180-pin Stamp Hole Expansion Interface
- ✓ Ready-to-Run Linux 6.6.40
- ✓ Supports -40 to +85 Celsius Extended Temperature Operation for Industrial Applications



The **MYC-Y7Z010/20-V2 SOM** is an industrial-grade System-on-Module (SoM) based on Xilinx **Zynq-7000** family SoC available for either the XC7Z020 or XC7Z010 version. It has integrated the **Zynq-7020** or **Zynq-7010** device, 512MB DDR3 SDRAM, 4GB eMMC, 16MB quad SPI Flash, a Gigabit Ethernet PHY and external watchdog on board and provides 1.27mm 180-pin stamp-hole (Castellated-Hole) expansion interface to allow a large number of I/O signals for ARM peripherals and FPGA I/Os to be extended to your base board. The module is ready to run Linux and supports wide working temperature ranging from -40 to +85 Celsius which is ideal for industrial embedded applications.



MYIR provides a development board **MYD-Y7Z010/20-V2** for evaluating the **MYC-Y7Z010/20-V2 SOM**, which employs the MYC-Y7Z010/20-V2 as the controller board by populating the SOM on its base board through 1.27mm pitch 180-pin stamp-hole (Castellated-Hole) interface. The base board has extended a rich set of peripheral interfaces including serial ports, USB Host port, three Gigabit Ethernet ports, CAN, TF card slot, JTAG, etc. One 2.54mm pitch 2 x 25-pin expansion header is on the base board to let more GPIOs available for further extension.






## Hardware Specification

The Zynq®-7000 All Programmable SoC (AP SoC) family integrates the software programmability of an ARM®-based processor with the hardware programmability of an FPGA, enabling key analytics and hardware acceleration while integrating CPU, DSP, ASSP, and mixed signal functionality on a single device. Consisting of single-core Zynq-7000S and dual-core Zynq-7000 devices, the Zynq-7000 family is the best price to performance-per-watt, fully scalable SoC platform for your unique application requirements.

### Zynq-7000S


Zynq-7000S devices feature a single-core ARM Cortex™-A9 processor mated with 28nm Artix®-7 based programmable logic, representing the lowest cost entry point to the scalable Zynq-7000 platform. It includes Zynq Z-7007S, Z-7012S and Z-7014S which target smaller embedded designs. Available with 6.25Gb/s transceivers and outfitted with commonly used hardened peripherals, the Zynq-7000S delivers cost-optimized system integration ideal for industrial IoT applications such as motor control and embedded vision.



Zynq Z-7000S SoC Device Block Diagram

## Zynq-7000

Zynq-7000 devices are equipped with dual-core ARM Cortex-A9 processors integrated with 28nm Artix-7 or Kintex®-7 based programmable logic for excellent performance-per-watt and maximum design flexibility. With up to 6.6M logic cells and offered with transceivers ranging from 6.25Gb/s to 12.5Gb/s, Zynq-7000 devices enable highly differentiated designs for a wide range of embedded applications including multi-camera driver's assistance systems and 4K2K Ultra-HDTV.



Zynq Z-7000 SoC Device Block Diagram

# Zynq®-7000 All Programmable SoC Family

Processing System (PS)	Cost-Optimized Devices						Mid-Range Devices										
	Device Name	Z-7007S	Z-7012S	Z-7014S	Z-7010	Z-7015	Z-7020	Z-7030	Z-7035	Z-7045	Z-7100						
	Part Number	XC7Z007S	XC7Z012S	XC7Z014S	XC7Z010	XC7Z015	XC7Z020	XC7Z030	XC7Z035	XC7Z045	XC7Z100						
	Processor Core	Single-Core ARM® Cortex™-A9 MPCore™ Up to 766MHz				Dual-Core ARM Cortex-A9 MPCore Up to 866MHz				Dual-Core ARM Cortex-A9 MPCore Up to 1GHz <sup>[1]</sup>							
	Processor Extensions	NEON™ SIMD Engine and Single/Double Precision Floating Point Unit per processor															
	L1 Cache	32KB Instruction, 32KB Data per processor															
	L2 Cache	512KB															
	On-Chip Memory	256KB															
	External Memory Support <sup>[2]</sup>	DDR3, DDR3L, DDR2, LPDDR2															
	External Static Memory Support <sup>[2]</sup>	2x Quad-SPI, NAND, NOR															
Programmable Logic (PL)	DMA Channels	8 (4 dedicated to PL)															
	Peripherals	2x UART, 2x CAN 2.0B, 2x I2C, 2x SPI, 4x 32b GPIO															
	Peripherals w/ built-in DMA <sup>[2]</sup>	2x USB 2.0 (OTG), 2x Tri-mode Gigabit Ethernet, 2x SD/SDIO															
	Security <sup>[3]</sup>	RSA Authentication of First Stage Boot Loader, AES and SHA 256b Decryption and Authentication for Secure Boot															
	Processing System to Programmable Logic Interface Ports (Primary Interfaces & Interrupts Only)	2x AXI 32b Master, 2x AXI 32b Slave 4x AXI 64b/32b Memory AXI 64b ACP 16 Interrupts															
	7 Series PL Equivalent	Artix®-7	Artix-7	Artix-7	Artix-7	Artix-7	Artix-7	Kintex®-7	Kintex-7	Kintex-7	Kintex-7						
	Logic Cells	23K	55K	65K	28K	74K	85K	125K	275K	350K	444K						
	Look-Up Tables (LUTs)	14,400	34,400	40,600	17,600	46,200	53,200	78,600	171,900	218,600	277,400						
	Flip-Flops	28,800	68,800	81,200	35,200	92,400	106,400	157,200	343,800	437,200	554,800						
	Total Block RAM (# 36Kb Blocks)	1.8Mb (50)	2.5Mb (72)	3.8Mb (107)	2.1Mb (60)	3.3Mb (95)	4.9Mb (140)	9.3Mb (265)	17.6Mb (500)	19.1Mb (545)	26.5Mb (755)						
Analog Mixed Signal (AMS) / XADC <sup>[2]</sup>	DSP Slices	66	120	170	80	160	220	400	900	900	2,020						
	PCI Express®	—	Gen2 x4	—	—	Gen2 x4	—	Gen2 x4	Gen2 x8	Gen2 x8	Gen2 x8						
	Security <sup>[3]</sup>	2x 12 bit, MSPS ADCs with up to 17 Differential Inputs AES & SHA 256b Decryption & Authentication for Secure Programmable Logic Config															
Speed Grades	Commercial	-1		-1		-1		-1		-1							
	Extended	-2		-2,-3		-2,-3		-2,-3		-2							
	Industrial	-1, -2		-1, -2, -1L		-1, -2, -2L		-1, -2, -2L		-1, -2, -2L							

Notes:

1. 1 GHz processor frequency is available only for -3 speed grades for devices in flip-chip packages. See [DS190](#), Zynq-7000 All Programmable SoC Overview for details.

2. Z-7007S and Z-7010 in CLG225 have restrictions on PS peripherals, memory interfaces, and I/Os. Please refer to [UG585](#), Zynq-7000 All Programmable SoC Technical Reference Manual for more details.

3. Security block is shared by the Processing System and the Programmable Logic.

*Zynq-7000 SoC Device Table*

## Mechanical Parameters

- Dimensions: 75mm x 50mm (10-layer PCB design)
- Power supply: 5V
- Working temp.: -40~85 Celsius (industrial grade)

## SoC

- Xilinx XC7Z010-1CLG400I (Zynq-7010) / XC7Z020-2CLG400I (Zynq-7020) SoC
  - ARM® Cortex™-A9 MPCore processor
  - 667MHz dual-core processor (up to 866MHz, for XC7Z010 or XC7Z020)
  - Integrated Artix-7 class FPGA subsystem
  - with 85K logic cells, 53,200 LUTs, 220DSP slices (for XC7Z020)
  - with 28K logic cells, 17,600 LUTs, 80 DSP slices (for XC7Z010)
  - NEON™ & Single / Double Precision Floating Point for each processor
  - Supports a Variety of Static and Dynamic Memory Interfaces

## Memory

- 512MB DDR3 SDRAM (256MB\*2)
- 4GB eMMC
- 16MB QSPI Flash


## Peripherals and Signals Routed to Pins

- 10/100/1000M Ethernet PHY (YT8521SH)
- External watchdog
- Three LEDs
  - One red LED for power indicator
  - One green LED for FPGA program done indicator
  - One green user LED for system indicator
- 1.27mm pitch 180-pin Stamp Hole Expansion Interface brings out below signals:
  - One Gigabit Ethernet
  - One USB
  - Two Serial ports
  - Two I2C
  - Two CAN BUS
  - Two SPI

\* Serial ports, I2C, CAN and SPI signals in PS part can be implemented through PL pins via Emio.


- Two ADC (16-channel ADC brought out through PL pins)
- One SDIO

## Function Block Diagram



MYC-Y7Z010/20-V2 Function Block Diagram

## Dimension Chart



Dimensions of MYC-Y7Z010/20-V2



## Software Features

The MYC-Y7Z010/20-V2 SOM is capable of running Linux 6.6.40. MYIR provides the complete software package. The software features are as below:

Item	Features	Description	Source Code
Boot program	BOOT.BIN	First boot program including FSBL, bitstream	Yes
	u-boot	Secondary boot program	Yes
Kernel	Linux 6.6.40	Customized kernel for MYD-Y7Z010/20-V2	Yes
Drivers	USB Host	USB Host driver	Yes
	Ethernet	Gigabit Ethernet driver	Yes
	MMC/SD/TF	MMC/SD/TF card driver	Yes
	CAN	CAN driver	Yes
	LCD Controller	XYLON LCD driver	Yes
	HDMI	HDMI (SII902X chip) driver	Yes
	Button	Button driver	Yes
	UART	UART driver	Yes
	LED	LED driver	Yes
	GPIO	GPIO driver	Yes
	QSPI	QSPI Flash W25Q128FW driver	Yes
	RTC	DS3231 RTC driver	Yes
	Resistive Touch	TSC2007 resistive touch screen driver	Yes
	Capacitive Touch	FT5X0X capacitive touch screen driver	Yes
	ADC	ADC driver	Yes
File System	myir-image-Y7Z010-full.zip	Petalinux-built Y7Z010 image with GUI interface and QT	
	myir-image-Y7Z020-full.zip	Petalinux-built Y7Z020 image with GUI interface and QT	
Tools	Cross compiler	gcc version 6.2.1 20161114 (Linaro GCC Snapshot 6.2-2016.11)	
	Petalinux	Petalinux 2024.02	
	Vivado	Vivado 2024.02	

### Linux Software Package Features



## Order Information

Item	Part No.	Packing List
MYC-Y7Z010/20-V2 System-On-Module	MYC-Y7Z010-V2-4E512D-667-I (for XC7Z010-1CLG400I)	✓ One MYC-Y7Z010-V2 SOM
	MYC-Y7Z020-V2-4E512D-766-I (for XC7Z020-2CLG400I)	✓ One MYC-Y7Z020-V2 SOM
MYD-Y7Z010/20-V2 Development Board	MYD-Y7Z010-V2-4E512D-667-I (for XC7Z010-1CLG400I)	✓ One MYD-Y7Z010/20-V2 Board ✓ One 1.5m cross Ethernet cable ✓ One DB9 converting cable ✓ One Power converting cable ✓ One 12V/1.25A Power adapter
	MYD-Y7Z020-V2-4E512D-766-I (for XC7Z020-2CLG400I)	



### MYIR Electronics Limited

Headquarter Address: Room 04, 6th Floor, Building No.2, Fada Road, Yunli Smart Park, Bantian, Longgang District, Shenzhen, Guangdong, China 518129

Factory Address: Room 201, Block C, Shengjianli Industrial Park, Dafu Industrial Zone, Guanlan, Longhua District, Shenzhen, 518110, China

Website: [en.myir.cn](http://en.myir.cn)

Email: [sales@myir.cn](mailto:sales@myir.cn)

Tel: +86-755-22984836