

Table of Contents

Chapter 1.	<i>Introduction</i>	2
Chapter 2.	<i>AP33771 Sink Controller</i>	3
2.1	Package Outline	3
2.2	Pin Descriptions	3
Chapter 3.	<i>EVB Hardware Details</i>	4
3.1	EVB TOP View	4
3.2	EVB Block Diagram	4
3.3	EVB Schematics	5
3.4	EVB System BOM	6
Chapter 4.	<i>EVB Function Description</i>	7
4.1	Board Outline	7
4.2	Voltage Selection	8
4.3	Power Capability Selection	8
Chapter 5.	<i>Built-In Application Firmware Features</i>	9
5.1	Firmware Overview and LED Indication	9
5.2	PDO Selection Scheme	10
5.3	Overvoltage Protection (OVP)	10
5.4	Automatic USB Type C-to-C Cable Voltage Drop Compensation	11
5.5	Legacy Type A Charger with Type A-to-C Cable	12
Chapter 6.	<i>USB Type C-to-C PD Sink-Source Application Examples</i>	13
Chapter 7.	<i>Compliance Test</i>	15
Chapter 8.	<i>Design Considerations</i>	16
8.1	Termination of CC1/CC2 channels	16
8.2	ESD Considerations	16
Chapter 9.	<i>Revision History</i>	17

Chapter 1. Introduction

Growing popularity of standard USB PD3.0 chargers for mobile phone and notebook PC spurs the demand for leveraging standard PD3.0 chargers. This further replaces purposely and individually built chargers for any battery power electronic devices and reduces e-waste.

The AP33771 Evaluation Board (EVB) is intended to be used as an evaluation vehicle for charging applications between a USB Type-C Connector-equipped Device (**TCD**, Energy Sink) and a USB Type-C Connector-equipped PD Charger or Adaptor (**PDC**, Energy Source) through a USB Type C-to-C cable.

Figure 1 illustrates a TCD, embedded with a PD3.0 sink controller IC (AP33771), physically connected to a PDC and embedded with a USB PD3.0 decoder (AP43771) through a suitable USB Type-C-to-Type-C cable. Based on USB PD3.0 compliant firmware, AP33771 and AP43771 can go through the USB PD3.0 standard negotiation phase to establish a suitable PD3.0 charging state.




Figure 1: A typical TCD with AP33771 PD3.0 Sink Controller to request input voltage and power from a USB PDC

To improve user experience, the AP33771 has built-in firmware to deal with automatic cable voltage drop compensation as well as legacy USB Type-A chargers that are charging through a USB Type-A-to-C cable.

The AP33771 Evaluation Board (EVB) User Guide explains a simple resistor-setting arrangement to request the desired input voltage and input power for a typical TCD. The grant voltage and power back from a PDC for a successful match with source capability may be the exact same or the lowest voltage and power sufficiency to cover the request, depending on the **PPS** (Programmable Power Supply) capability of the PDC.

Chapter 2. AP33771 Sink Controller

2.1 Package Outline




Figure 2: Package Outline

2.2 Pin Descriptions

Pin No	Pin Name	Type (Note)	Pin Function
1	ISEN	AIO	Current Sense Positive Node
2	NC	-	No Connection
3	GND	GND	Ground
4	NC	-	No Connection
5	NC	-	No Connection
6	GPIO4	DIO	General-Purpose Input/Output pin, for LED usage
7	VSEL1	DIO	For Voltage Select Pin1
8	GPIO1	DIO	General-Purpose Input / Output
9	VSEL0	DIO	For Voltage Select Pin0
10	NC	-	No Connection
11	VSEL2	DIO	For Voltage Select Pin2
12	V3VD	DP	3.3V LDO Output Power for Digital circuit and Digital I/O pins, with 0.1uF to Ground
13	PSEL	AIO	For Power Capability Selection
14	VFB	AI	For Voltage Measurement
15	IFB	AI	For Current Measurement, with 1nF to Ground
16	CC2	AIO	USB Type-C configuration channel 2
17	CC1	AIO	USB Type-C configuration channel 1
18	NC	-	No Connection
19	NC	-	No Connection
20	V5V	AP	5V LDO Output Power for Analog circuit and Analog I/O pins, with 0.1uF to Ground
21	NC	-	No Connection
22	VBUS	AHV	Terminal for Discharge Path
23	PWR_EN	AHV	To control external NMOS switch ON (High) or OFF (Low)
24	VCC	AHV	The power supply of the IC, connected to a ceramic capacitor
-	EP	GND	Exposed pad is connected to Ground

Table 1: AP33771 Pin Number, Name, Type, and function

Note:

AHV– Analog High-Voltage pin

AP – Power for Analog Circuit and Analog I/O pins, 5.0V operation

AI – Analog Input pin

DP – Power for Digital Circuit and I/O pins, 3.3V operation

AIO – Analog I/O pin

DIO – Digital I/O pin

Chapter 3. EVB Hardware Details

3.1 EVB TOP View




Figure 3: AP33771 evaluation board top view and its key portions

3.2 EVB Block Diagram




Figure 4: Block diagram of the AP33771 evaluation board

3.3 EVB Schematics




Figure 5: Schematics of the AP33771 Evaluation Board with tables of PDO selection and power capability

3.4 EVB System BOM

Item	Quantity	Reference	Part
1	1	C1	10uF/50V
2	1	C2	1uF/50V
3	1	C3	1uF
4	2	C4, C5	100nF
5	2	D1, D2	LED-Green
7	2	Q1, Q2	DMN3008SFG
8	2	R1, R2	5.1K
9	2	R3, R8	10K
10	1	R6	10MR
11	1	R7	100R
12	2	R11, R32	0R
13	3	R13, R14, R15	100K
14	1	R16	10mR/1206
15	1	R20	6.8K
16	1	R21	16K
17	1	R22	27K
18	1	R23	36K
19	1	R24	45.3K
20	1	R25	56K
21	1	R26	64.9K
22	1	R27	75K
23	1	R28	82K
24	1	R29	91K
25	1	U1	AP33771DKZ-13

Chapter 4. EVB Function Description

The AP33771 EVB provides users with a simple resistor-setting to enable USB-PD negotiation between the TCD device and an external PDC. If the negotiation is successful, the PDC delivers the requested voltage and power to the TCD device through VBUS in a USB Type-C cable. If negotiation is unsuccessful, the PDC goes back to 5V PDO and the LED flickers with the “mismatch” pattern.

4.1 Board Outline

The AP33771 EVB outline and floor plan are shown in Figure 6. The connector and jumper locations are listed in Table 2.




Figure 6: Connector and jumper locations

Location	Function
J1	VOUT and Load Connector
J3	Power Selection
J4	Voltage Selection

Table 2: Connectors and jumper names of the evaluation board

4.2 Voltage Selection

The user can choose an appropriate set at J4 by the jumpers to retrieve the corresponding voltage, according to Table 3. J4 is connected to the VSEL2~VSEL0 pins, corresponding to the relevant pins in the AP33771.

The top four rows of Table 3 map the selected voltages into four fixed PDOs: 5V/9V/15V/20V. The bottom four rows of selected voltages, 4.3V/8.6V/12.9V/17.2V, match to the 1/2/3/4 cell(s) of a typical lithium-ion battery for charger applications. Users can select the appropriate resistor setting at J4 according to the desired voltage.

Selection No.	VSEL2	VSEL1	VSEL0	Selected Volt. (Target)	Grant Volt. (Source w/ PPS)	Grant Volt. (Source w/o PPS)
1	0	0	0	5V	5V	5V
2	0	0	1	9V	9V	9V
3	0	1	0	15V	15V	15V
4	0	1	1	20V	20V	20V
5	1	0	0	4.3V	4.3V	Mismatch (Note)
6	1	0	1	8.6V	8.6V	Mismatch (Note)
7	1	1	0	12.9V	12.9V	Mismatch (Note)
8	1	1	1	17.2V	17.2V	Mismatch (Note)

Table 3: Voltage selection through J4 connector setting

Note: If VSEL2 is ON (VSEL2 = 1), only sources with PPS APDO are supported.

The AP33771 will request the corresponding voltage from the PDO capability of an external PD charger (PDC). During the voltage selection process of the AP33771, PPS Augmented PDO (APDO) has a higher priority than the fixed PDO.

4.3 Power Capability Selection

The required power capability can be selected from the J3 connector, where a resistor is connected to PSEL pin of the AP33771. With its constant current source output ($20\mu A \pm 3.0\%$) at the PSEL pin and an external resistor connected, the PSEL pin will show a different voltage with different resistance. By measuring the voltage at the PSEL pin through an internal ADC, the AP33771 will select the corresponding power capability. The user can choose an appropriate resistor by a jumper to get the corresponding power capability, according to Table 4.

The AP33771 also checks whether the source power is enough to meet the selected power of which J3 Jumper is set. If the source power is smaller than the selected power, negotiation is completed with power mismatch, the AP33771 disables the MOS switch, and the LED flickers with a "mismatch" pattern.

For a desired current capability greater than 3A, the user must use an e-Marker USB Type-C cable for the connection so that the PDO and APDO can follow the USB PD specification. According to USB PD protocol, PD source adapter checks the cable power capability, which the e-Marker is used to report the cable parameters back to the source adapter.

Power Selection No.	Power Capability Selection	Real Resistance (k Ω)	Resistance Range (k Ω)	Power (W)
1	Short J3 pin 1 and 2	6.8	4 ~ 10	12
2	Short J3 pin 3 and 4	16	13 ~ 19	15
3	Short J3 pin 5 and 6	27	24 ~ 30	18
4	Short J3 pin 7 and 8	36	33 ~ 39	20
5	Short J3 pin 9 and 10	45	42 ~ 48	27
6	Short J3 pin 11 and 12	56	53 ~ 59	36
7	Short J3 pin 13 and 14	65	62 ~ 68	45
8	Short J3 pin 15 and 16	75	72 ~ 78	60
9	Short J3 pin 17 and 18	83	80 ~ 86	90
10	Short J3 pin 19 and 20	95	89 ~ 100	100

Table 4: Power Capability Selection Table

The designers for the TCDs are recommended to use the above real resistor with $\pm 1\%$ accuracy to connect to the PSEL pin.

Chapter 5. Built-In Application Firmware Features

5.1 Firmware Overview and LED Indication

The AP33771 has built-in firmware which can intelligently handle various usage scenarios. Figure 7 shows the state transition diagram.




Figure 7: AP33771 state diagram

The AP33771 controls LED lighting through GPIO4. Table 5 summarizes Transition conditions, LED indication, and VOUT in each state.

State	Transition Conditions	LED Indication	VOUT	Comments
INIT (Initialization, PD Negotiation)	Protocol Errors, VSEL or PSEL Mismatch, PD and Non-PD 5V Charging	NA	OFF	VBUS/Rp attached and AP33771 initialization
CHARGING (Charging in progress)	USB Type C-to-C PD Voltage Drop Compensation, Non-PD 5V Charging Failure of Voltage Drop Compensation Type A-to-C, Trickle Charging Occurs	4-sec Breathing	ON	Successful negotiation/compensation and start charging
LOW_CURR	Resume normal charging	Full Light	ON	Charging current < 500mA
LOW_VOLT	Trickle charging	Half Light	ON	Voltage drop compensation failure
MISMATCH	Pending for User's Action	2-sec Flicker	OFF	Voltage or Power Mismatch
FAULT	Over Voltage Protection Occurs, Pending for User's Action	0.6-sec Flicker	OFF	OVP

Table 5: LED Indication Table

5.2 PDO Selection Scheme

During the PD negotiation, the AP33771 evaluates all PDOs from the PD Source capability discovery to find the right match with VSEL/PSEL, according to Table 6. Subsequently, the AP33771 enables the associated MOS switches, and then the VBUS is connected to VOUT when both voltage and power selection are matched.

If more than one PDO matches, the PPS PDO is higher priority over Fixed PDO.

If more than one PPS PDO matches, the lowest voltage PPS PDO takes precedence over other PDOs.

If there is no PDO match, the AP33771 requests the 1st PDO, 5V, and enters MISMATCH state.

If the source is not PD capable and VSEL is not 5V, the AP33771 enters MISMATCH state (refer to Section 5.5).

Source PDO	Voltage Match Criteria	Power Match Criteria
Fixed PDO	$V_{VSEL} = V_{FIXED}$	$V_{FIXED} * I_{MAX} \geq P_{PSEL}$
PPS PDO	$V_{PPSMIN} \leq V_{VSEL} \leq V_{PPSMAX}$	$V_{PROG} * I_{MAX} \geq P_{PSEL}$

Table 6 – Voltage and Power Match Criteria

Note:

V_{VSEL}	:	Selected Voltage by VSEL
P_{PSEL}	:	Selected Power by PSEL
V_{FIXED}	:	Voltage of Fixed PDO
V_{PPSMIN}	:	Minimum Voltage of PPS PDO
V_{PPSMAX}	:	Maximum Voltage of PPS PDO
V_{PROG}	:	Nominal Voltage of PPS
I_{MAX}	:	Maximum Current of PDO/APDO

Table 7 shows the minimum and the maximum voltage for the Programmable Power Supply corresponding to the Nominal Voltage (extracted from USB-PD specification).

	Nominal Voltage			
	5V Prog	9V Prog	15V Prog	20V Prog
V_{PROG}	5V	9V	15V	20V
Maximum Voltage	5.9V	11V	16V	21V
Minimum Voltage	3.3V	3.3V	3.3V	3.3V

Table 7 – Nominal Voltage of PPS PDO

5.3 Overvoltage Protection (OVP)

The AP33771 triggers OVP protection when VBUS voltage is higher than OVP threshold voltage. Table 8 summarizes the correspondence among the VSEL Pin combination (VSEL2, VSEL1, VSEL0), V_{VSEL} selected voltage, and OVP threshold voltage.

VSEL2	VSEL1	VSEL0	V_{VSEL} – Selected Voltage (V)	OVP Threshold Voltage (V)
0	0	0	5	7
0	0	1	9	11
0	1	0	15	17
0	1	1	20	22
1	0	0	4.3	6.3
1	0	1	8.6	10.6
1	1	0	12.9	14.9
1	1	1	17.2	19.2

Table 8 – OVP Threshold Voltage and Selected Voltage Correspondence

The OVP de-bounce time mechanism prevents mis-triggering by various spurious noises. The default OVP de-bounce time is 30ms. If the VBUS voltage is larger than OVP threshold after the de-bounce time limit (30ms), the AP33771 enters FAULT state, the associated output enables the MOS switches to turn off with the LED flickering in the "Fault" pattern.

5.4 Automatic USB Type C-to-C Cable Voltage Drop Compensation

After the negotiation is completed and the MOS switch is enabled, the AP33771 monitors the V_{OUT} voltage level. The V_{OUT} voltage (V_{VOUT}) refers to the voltage on J1 Load Connector in Figure 6.

If the V_{OUT} voltage fails to reach more than 6% below the V_{VSEL} Selected Voltage, the AP33771 only enables the Automatic USB Type-C Cable Voltage Drop Compensation mechanism for the combination where VSEL2 is 0. Table 9 shows the specification of Automatic Type-C Cable Voltage Drop Compensation.

Source PDO	Compensation Criteria	Compensation Method	Voltage Compensation Upper Limit
Fixed PDO	$V_{VOUT} < V_{VSEL} * 0.94^{(3)}$	PDO Position +1 (next higher Voltage PDO)	4.0V ⁽¹⁾
PPS PDO	$V_{VOUT} < V_{VSEL} * 0.94^{(3)}$	Voltage + 0.1V, each Voltage Drop Compensation iteration	1.3V ⁽²⁾

Table 9: Specification of Automatic USB Type C Cable Voltage Drop Compensation

Note:

- 1) Only allow PDO 5V to be raised next to PDO 9V. This prevents potential damage to the subsequent circuit for battery charging by allowing the next higher PDO (15V and 20V).
- 2) The USB Type-C-to-C Compliance cables have a typical end-to-end resistance of 250mΩ at any length. The maximum Voltage Drop compensation allowed is 1.3V from source-end to sink-end of a USB Type-C-to-C cable, which should be within 1.25V for maximum current of 5A.
- 3) The AP33771 enables Voltage Drop Compensation when VSEL2 is 0 (V_{VSEL}=5V/9V/15V/20V) and $V_{VOUT} < V_{VSEL} * (1 - 6\%)$.

The criteria for enabling the Voltage Drop Compensation mechanism will change with a different V_{VSEL} Selected Voltage. Table 10 shows the correspondence between Selected Voltage and Compensation Criteria.

V _{VSEL} - Selected Voltage	Compensation Criteria
5V	$V_{VOUT} < 4.7V$
9V	$V_{VOUT} < 8.46V$
15V	$V_{VOUT} < 14.1V$
20V	$V_{VOUT} < 18.8V$
4.3V	Disable
8.6V	Disable
12.9V	Disable
17.2V	Disable

Table 10: Correspondence between Selected Voltage and Compensation Criteria

According to the source PDO (Fixed PDO or PPS PDO), the AP33771 chooses different compensation methods. Table 11 shows examples of USB Type-C-to-C Cable Voltage Drop Compensation situations.

Source PDO	V _{VSEL}	Before Compensation			After Compensation		
		Original Request Voltage	V _{VOUT}	State	Adjusted Request Voltage (V _{ARequest})	V _{VOUT}	State
Fixed_5V	5V	Fixed_5V	< 4.7V	CHARGING	Fixed_5V	< 4.7V	LOW_VOLT
Fixed_5V / Fixed_9V	5V	Fixed_5V	< 4.7V	CHARGING	Fixed_9V	9V-Cable Voltage Drop ⁽¹⁾	CHARGING
Fixed_5V / Fixed_9V / PPS_3.3~11V	5V	PPS_5V	< 4.7V	CHARGING	PPS_5V+Voltage Drop (1.3V max) ⁽²⁾	>= 4.7V	CHARGING
Fixed_5V / Fixed_9V / PPS_3.3~11V	5V	PPS_5V	< 4.7V	CHARGING	PPS_5V+1.3V	< 4.7V	LOW_VOLT

Table 11: Example of Type C-to-C Cable Voltage Drop Compensation

Note: If the cable voltage drop from the source-end to the sink-end is 1.0V,

- 1) Adjusted V_{ARequest} will be 9V and V_{VOUT} will be 8V.
- 2) Adjusted V_{ARequest} will be 5.7V for V_{VOUT} to reach 4.7V.

If the Voltage Drop Compensation fails, it means that no suitable PDO is found or will voltage compensation has exceeded the upper limit. The AP33771 will transition to the LOW_VOLT state.

5.5 Legacy Type A Charger with Type A-to-C Cable

When the energy source is from a legacy USB Type-A charger with USB Type-A-to-C cable connection to the TCD, the AP33771 enters the Non-PD Mode after PD negotiation fails. Table 12 shows the Non-PD Mode state of AP33771 after PD negotiation and compensation.

If VSEL is 5V and VOUT voltage is higher than 4.7V, the AP33771 enters CHARGING state.

If VSEL is 5V and VOUT voltage is lower than 4.7V, the AP33771 enters LOW_VOLT state.

If VSEL is not 5V, the AP33771 enters MISMATCH state.

Non-PD Mode State		
V _{VSEL}	V _{VOUT}	State
V _{VSEL} = 5V	V _{VOUT} >= 4.7V	CHARGING
V _{VSEL} = 5V	V _{VOUT} < 4.7V	LOW_VOLT
V _{VSEL} != 5V	NA	MISMATCH

Table 12: The state of AP33771 connection to Type A legacy chargers

Chapter 6. USB Type C-to-C PD Sink-Source Application Examples

Usage cases 1 to 6 shows different scenarios and procedures between the requested power profile of a TCD and the power source capability of a PDC for establishing charging states (Figure 8).




Figure 8: Examples Based on a Typical TCD Application Scenario with a USB PDC

Case 1:	PDC=36W	TCD = 15V and 36W
	PDO: APDO:	
	5V/3A None	VSEL2 = 0 R _{PSEL} = 56KΩ VBUS = 15V
	9V/3A	VSEL1 = 1 VOUT = 15V
	15V/2.4A	VSEL0 = 0

A TCD request 15V and 36W from a given 36W PDC source with fixed PDOs: 5V/3A, 9V/3A, 15V/2.4A.

Step 1, set SEL2~SEL0 to be "010" to get 15V, as Selection No. 3 in Table-3, and
 Step 2, connect a resistor with 56 KΩ and 1% accuracy to PSEL pin, as Selection No. 6 in Table-4.
 Step 3, AP33771 starts to handshake with the powered PDC as soon as Type-C cable is connected.
 Step 4, VBUS = 15V, because PDO 15V/2.4A is matched.
 Step 5, VOUT = 15V, because Power and Voltage are all matched, then the MOS switches are enabled.

Case 2:	PDC=36W	TCD = 15V and 45W
	PDO: APDO:	
	5V/3A None	VSEL2 = 0 R _{PSEL} = 65KΩ VBUS = 15V
	9V/3A	VSEL1 = 1 VOUT = 0V
	15V/2.4A	VSEL0 = 0

TCD requests 15V and 45W from a given 36W PDC source with fixed PDOs: 5V/3A, 9V/3A, 15V/2.4A.

Step 1, set SEL2~SEL0 to be "010" to get 15V, as Selection No. 3 in Table-3, and
 Step 2, connect a resistor with 65 KΩ and 1% accuracy to PSEL pin, as Selection No. 7 in Table-4.
 Step 3, AP33771 starts to handshake with the powered PDC as soon as Type-C cable is connected.
 Step 4, VBUS = 15V, because PDO 15V/2.4A is matched.
 Step 5, VOUT = 0V, because Power and Voltage are not all matched, and so MOS switches are not enabled.

Case 3:	PDC=36W	TCD = 15V and 36W
	PDO: APDO:	
	5V/3A 5V Prog/3A	VSEL2 = 0 R _{PSEL} = 56KΩ VBUS = 15V
	9V/3A 9V Prog/3A	VSEL1 = 1 VOUT = 15V
	15V/2.4A 15V Prog/2.4A	VSEL0 = 0

A TCD requests 15V and 36W from a given 36W PDC source with fixed PDOs and APDOs as above.

Step 1, set SEL2~SEL0 to be "010" to get 15V, as Selection No. 3 in Table-3, and
 Step 2, connect a resistor with 56 K Ω and 1% accuracy to PSEL pin, as Selection No. 6 in Table-4.
 Step 3, AP33771 starts to handshake with the powered PDC as soon as Type-C cable is connected.
 Step 4, VBUS = 15V, because APDO 15V Prog/2.4A is matched. APDO has higher priority.
 Step 5, VOUT = 15V, because Power and Voltage are all matched, and so MOS switches are enabled.

Case 4:	PDC=36W	TCD = 12.9V and 36W
	PDO: APDO:	
	5V/3A 5V Prog/3A	VSEL2 = 1 R_{PSEL} = 56KΩ VBUS = 12.9V
	9V/3A 9V Prog/3A	VSEL1 = 1 VOUT = 12.9V
	15V/2.4A 15V Prog/2.4A	VSEL0 = 0

A TCD requests 15V and 36W from a given 36W PDC source with fixed PDOs and APDOs as above.

Step 1, set SEL2~SEL0 to be "110" to get 12.9V, as Selection No. 7 in Table-3, and
 Step 2, connect a resistor with 56 K Ω and 1% accuracy to PSEL pin, as Selection No. 6 in Table-4.
 Step 3, AP33771 starts to handshake with the powered PDC as soon as Type-C cable is connected.
 Step 4, VBUS = 12.9V, because APDO 15V Prog/2.4A is matched. APDO has higher priority.
 Step 5, VOUT = 12.9V, because Power and Voltage are all matched, and so MOS switches are enabled.

Case 5:	PDC=36W	TCD = 15V and 45W
	PDO: APDO:	
	5V/3A 5V Prog/3A	VSEL2 = 0 R_{PSEL} = 65KΩ VBUS = 15V
	9V/3A 9V Prog/3A	VSEL1 = 1 VOUT = 0V
	15V/2.4A 15V Prog/2.4A	VSEL0 = 0

A TCD requests 15V and 45W from a given 36W PDC source with fixed PDOs and APDOs as above.

Step 1, set SEL2~SEL0 to be "010" to get 15V, as Selection No. 3 in Table-3, and
 Step 2, connected a resistor with 65 K Ω and 1% accuracy to PSEL pin, as Selection No. 7 in Table-4.
 Step 3, AP33771 starts to handshake with the powered PDC as soon as Type-C cable is connected.
 Step 4, VBUS = 15V, because APDO 15V Prog/2.4A is matched. APDO has higher priority.
 Step 5, VOUT = 0V, because Power and Voltage are not all matched, the MOS switches are not enabled.

Case 6:	PDC=36W	TCD = 12.9V and 36W
	PDO: APDO:	
	5V/3A None	VSEL2 = 1 R_{PSEL} = 56KΩ VBUS = 5V
	9V/3A	VSEL1 = 1 VOUT = 0V
	15V/2.4A	VSEL0 = 0

A TCD requests 12.9V and 36W from a given 36W PDC source with fixed PDOs: 5V/3A, 9V/3A, 15V/2.4A.

Step 1, set SEL2~SEL0 to be "110" to get 12.9V, as Selection No. 7 in Table-3, and
 Step 2, connect a resistor with 56 K Ω and 1% accuracy to PSEL pin, as Selection No. 6 in Table-4.
 Step 3, AP33771 starts to handshake with the powered PDC as soon as Type-C cable is connected.
 Step 4, VBUS = 5V, because no PDO can match to 12.9V request, and 5V is supported instead, according to PD rule.
 Step 5, VOUT = 0V, because Power and Voltage are not all matched, the MOS switches are not enabled.

Chapter 7. Compliance Test

The AP33771 EVB passes all test items in the Ellisys USB-PD Compliance tester, as seen below.





Figure 9: Ellisys USB PD Test Environment and Test Item List

Chapter 8. Design Considerations

8.1 Termination of CC1/CC2 channels

Since the AP33771 has no internal R_d resistor embedded, the designer must place a 5.1K ohm resistor on both CC1 and CC2 to GND. A lack of any R_d will cause the AP33771 to misrecognize the direction of the CC and will not enter into the PD negotiation process.




Figure 10: Make sure the connection of external R_d resistors on CC1 and CC2

8.2 ESD Considerations

The AP33771 EVB is designed for functional evaluation; there is no ESD protection component on board. Do not use the AP33771 EVB to test ESD. For manufacturing, the user must consider adding suitable ESD protection devices or optimize their PCB design.

Chapter 9. Revision History

Revision	Issue Date	Comment	Author
1	1/13/2022	Initial Release	Joseph Liang
2	4/15/2022	Updated Figure 1 and Figure 8	Feng Zhao

IMPORTANT NOTICE

1. DIODES INCORPORATED (Diodes) AND ITS SUBSIDIARIES MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).
2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes' products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes' products. Diodes' products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of Diodes' products for their intended applications, (c) ensuring their applications, which incorporate Diodes' products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.
3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.
4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.
5. Diodes' products are provided subject to Diodes' Standard Terms and Conditions of Sale (<https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/>) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
6. Diodes' products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes' products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.
7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.
8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.
9. This Notice may be periodically updated with the most recent version available at <https://www.diodes.com/about/company/terms-and-conditions/important-notice>

The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries.
All other trademarks are the property of their respective owners.
© 2026 Diodes Incorporated. All Rights Reserved.

www.diodes.com