

Description

The AP33510 is a highly integrated, quasi-resonant, flyback, GaN FET controller specially designed for offline flyback power supplies that require low standby power, high-power density, and comprehensive protection.

The controller operates in QR mode at full load. This makes switching events always occur in the drain-source valley, minimizing switching loss. The maximum switching frequency is internally limited to 150kHz. To ensure stable valley switching and prevent transformer audible noise caused by frequency hopping, the AP33510 features a proprietary valley-lockout technique inside.

When load decreases from full load, the IC will enter into PFM mode with frequency foldback for higher power conversion efficiency. At no load or light load, the controller will enter burst mode to minimize power consumption, and the minimum switching frequency (about 25kHz) is set to avoid any audible noise.

Piecewise linear line compensation ensures constant output power limit over an entire line voltage range.


To ensure converter ruggedness, the AP33510 implements comprehensive protective features such as brown-in/out detection, cycle-by-cycle current limiting, output OVP/UVP, overload protection, and overtemperature protection.

Features

- Up to 150kHz Quasi-Resonant Operation Mode for High Output Voltage
- Frequency Foldback for High Average Efficiency
- High Reliability Gate Driver for GaN FET
- Built-in High-Voltage Startup
- Soft Start During Startup Process
- Integrated X2 Capacitor Discharge Function
- Adaptive Output Power Limit with Output Voltage
- Non-Audible-Noise Green-Mode Control
- Wide VCC Power Supplied with 120V LDO
- Internal Slope Compensation
- Frequency Dithering for Reducing EMI
- VCC Maintain Mode
- Comprehensive System Protection Features:
 - Secondary Winding Short Protection
 - VCC Overvoltage Protection (VOVP)
 - Line Overvoltage Protection (LOVP)
 - Overload Protection (OLP)
 - Cycle-by-Cycle Over-Current Protection
 - Pin-Fault Protection
 - Brown In/Out Protection (BNI/BNO)
 - Secondary Side OVP (SOVP) and UVP (SUVP)
 - Internal OTP
- Packaged in the SSOP-9 (Type CJ)
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)**
- Halogen and Antimony Free. "Green" Device (Note 3)
- For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/104/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please [contact us](#) or your local Diodes representative.
<https://www.diodes.com/quality/product-definitions/>

Notes: 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
2. See <https://www.diodes.com/quality/lead-free/> for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.


Pin Assignments



Applications

- General GaN FET drivers
- Programmable switching AC/DC adapters or quick chargers
- High-density industrial and consumer power supplies


Typical Applications Circuit



Pin Descriptions

Pin Number	Pin Name	Function
1	VCC_IN	Wide range input supply voltage and built-in LDO to produce Vcc
2	VCC	Supply Voltage of Driver and Control Circuits
3	SK	Connected to GaN's Kelvin source
4	GATE	Gate Driver Output
5	GND	IC Reference Ground
6	CS	Primary Current Sense
7	DEMAG	Demagnetization Input. Sense voltage from auxiliary winding
8	COMP	Feedback Input. Directly connected to the Optocoupler
9	HV	High-Voltage Input. Provide startup current to VCC

Functional Block Diagram



Absolute Maximum Ratings (Note 4)

Symbol	Parameter	Rating	Unit
V _{HV}	HV Pin Input Voltage (Note 5)	-0.3 to 600	V
V _{CC}	Power Supply Voltage	46	V
V _{CC_IN}	LDO Pin Input Voltage	150V	V
V _{COMP} , V _{CS} , V _{DEMAG} , V _{SK}	COMP, CS, DEMAG, SK Pin Input Voltage (Note 6)	-0.3 to 7	V
V _{GATE}	GATE Pin Voltage (Note 6)	-0.3 to 7	V
θ _{JA}	Thermal Resistance (Junction to Ambient) (Note 7)	143	°C/W
θ _{JC}	Thermal Resistance (Junction to Case) (Note 7)	10	°C/W
P _D	Power Dissipation at T _A < +25°C	500	mW
T _J	Operating Junction Temperature	-40 to +150	°C
T _{STG}	Maximum Storage Temperature	+150	°C
ESD	Human Body Model (Except HV Pin) (Note 8)	2,000	V
	Charge Device Model	650	V

Notes:

4. Stresses greater than those listed under *Absolute Maximum Ratings* can cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to *Absolute Maximum Ratings* for extended periods can affect device reliability.
5. The drain-source voltage is 80% of V_{DS} in the aging condition.
6. If $-0.3V$ to $-0.5V$ negative voltage is applied to DEMAG/CS/GATE pins, the period of negative pulse is lower than $0.4\mu s$.
7. Test condition: device mounted on FR-4 substrate PC board, 2oz copper, with 1inch^2 cooling area.
8. HV devices are ESD sensitive (HBM: $V_{HV} = 1500V$).

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Unit
V _{CC}	Supply Voltage	9	40	V
V _{CC_IN}	LDO Pin Input Voltage	—	120	V
T _A	Ambient Temperature	-40	+85	°C

Electrical Characteristics (@ T_A = -40°C to +85°C, V_{CC} = 18V, unless otherwise specified.)

Symbol	Parameter	Condition	Min	Typ	Max	Unit
Supply Voltage (VCC Pin)						
V _{CC_OVP}	VCC OVP Threshold Voltage	—	41.5	43.5	45.5	V
V _{CC_ON}	VCC On Threshold Voltage	—	16.5	18	19.5	V
V _{CC_UVLO}	VCC UVLO Threshold Voltage	—	6.2	6.7	7.2	V
V _{CC_ET}	VCC Holdup Mode Entry Point	—	7.0	7.5	8.0	V
V _{CC_EX}	VCC Holdup Mode Exit Point	—	V _{CC_ET} +0.5	—	—	V
I _{CC_ST}	Startup Current	V _{CC} < V _{CC_ON}	—	1	10	μA
I _{CC_OP}	Operating Current	V _{COMP} = 0, I _{DEMAG} = 0	150	300	600	μA
		V _{COMP} = 1.2V	0.7	1.1	1.5	mA
V _{CC}	LDO Regulated Voltage (Power Supply Voltage)	V _{CC} Open, V _{CC_IN} = 10V	8	9	—	V
		V _{CC} Open, V _{CC_IN} = 90V	13	14	15	V
I _{LDO}	Current Limit	V _{CC} = 12V, V _{CC_IN} = 40V	-10	-8.5	-7	mA
GATE Section (GATE Pin)						
V _{GATE_H}	GATE High Voltage	I _{SOURCE} = 10mA, V _{CC} = 7.5V	5	5.4	5.9	V
V _{GATE_L}	GATE Low Voltage	I _{SINK} = 20mA, V _{CC} = 10V	—	0.1	0.5	V
V _{GATE_CLAMP}	GATE Clamp Voltage	V _{CC} = 20V	5.5	6	6.3	V
t _{GATE-RISE}	Rising Time	C _L = 1nF	—	450	—	ns
t _{GATE-FALL}	Falling Time	C _L = 1nF	—	50	—	ns
Current Sense Section (CS Pin)						
V _{TH_OCP1}	Level 1 OCP Threshold Voltage	I _{DEMAG} = -280μA (Note 10)	0.62	0.65	0.68	V
V _{TH_OCP2}	Level 2 OCP Threshold Voltage	—	1	1.1	1.2	V
V _{TH_SSCP}	SSCP Voltage	—	—	50	65	mV
t _{LEB}	Leading Edge Blanking Time	—	150	250	350	ns
t _{D_OPP}	Overpower Protection Debounce Time	(Note 9)	—	80	—	ms
t _{PD}	Internal Propagation Delay Time	—	—	100	—	ns
Feedback Section (COMP Pin)						
V _{COMP_OP}	Open-Loop Voltage	COMP Pin Open-Circuited	3.2	3.6	3.9	V
V _{COMP_OLP}	OLP Threshold Voltage	—	3.0	3.1	3.2	V
R _{COMP}	Internal Pullup Resistor	—	14	19	24	kΩ
K _{COMP-CS}	The Ratio of V _{COMP} to V _{CS}	—	3.5	4	4.5	V/V
V _{FOLD_ET}	Frequency Foldback Enter Voltage	V _{DEMAG} = 1.7V	—	1.05	—	V
V _{FOLD_EX}	Frequency Foldback Exit Voltage	V _{DEMAG} = 1.7V	—	0.55	—	V
V _{BURST_ENTRY}	Burst Mode Entry Voltage	I _{DEMAG} = -300μA, V _{DEMAG} = 1.1V	—	0.4	—	V
		I _{DEMAG} = -600μA, V _{DEMAG} = 1.1V	—	0.333	—	V
		I _{DEMAG} = -300μA, V _{DEMAG} = 1.7V	—	0.567	—	V
		I _{DEMAG} = -600μA, V _{DEMAG} = 1.7V	—	0.533	—	V
V _{BURST_HYS}	Burst Mode Hysteresis Voltage	—	—	0.1	—	V

Notes: 9. Data measured in IC test mode.
10. Guaranteed by design.

Electrical Characteristics (@ $T_A = -40$ to $+85^\circ\text{C}$, $V_{CC} = 18\text{V}$, unless otherwise specified.) (continued)

Symbol	Parameter	Condition	Min	Typ	Max	Unit
Oscillator Section						
f _{SW_MAX}	Maximum Switching Frequency	V _{COMP} > 1.1V V _{DEMAG} = 1.1V	93	100	107	kHz
		V _{COMP} > 1.1V V _{DEMAG} = 1.7V	—	—	150	kHz
f _{SW_MIN}	Minimum Switching Frequency	—	20	25	30	kHz
t _{ONMAX}	Maximum t _{ON} for QR Mode	—	18	21	24	μs
DEMAG Section (DEMAG Pin)						
t _{BLK_DEMAG}	Blanking Time	—	—	1.5	—	μs
V _{TH_OVP}	V _{OUT} OVP Threshold Voltage	—	4	4.1	4.2	V
V _{TH_OUT}	V _{OUT} Threshold Voltage	—	1.3	1.4	1.5	V
V _{TH_OUT_HYS}	V _{OUT} Threshold Hysteresis Voltage	—	—	50	—	mV
V _{TH_UVP}	V _{OUT} UVP Threshold Voltage	—	0.45	0.48	0.51	V
t _{D_UVP}	Blanking Time of V _{OUT_UVP}	—	20	25	30	ms
V _{ZCD_DEMAG}	Zero Current Detection Threshold Voltage	(Note 9)	—	35	—	mV
t _{OUT}	Timeout After Last Zero Current Detection	Correlation with t _{BLK_DEMAG} (Note 10)	—	3	—	μs
V _{CLP-L}	Low Level for Clamping Voltage	I _{DEMAG} = -200μA	-150	-50	—	mV
V _{CLP-H}	High Level for Clamping Voltage	I _{DEMAG} = 1mA	4.5	5	—	V
I _{DEMAG_BNI}	Brown-In Protection Threshold Current	—	—	-226	—	μA
I _{DEMAG_BNO}	Brown-Out Protection Threshold Current	—	-227	-209	-191	μA
t _{D_BNO}	Debounce Time of Brown Out	(Note 10)	—	50	—	ms
I _{DEMAG_HLSW}	High/Low Line Switching Threshold Current	—	—	-452	—	μA
t _{D_HLSW}	Debounce Time of High Line to Low Line	(Note 10)	—	20	—	ms
I _{DEMAG_LHSW}	Low/High Line Switching Threshold Current	—	-534	-487	-440	μA
I _{DEMAG_OVP}	Bulk OVP Protection Threshold Current	—	-1336	-1218	-1100	μA
t _{D_BulkOVP}	Delay Time of Bulk OVP	(Note 10)	—	2.8	—	s
I _{DEMAG_MAX}	Maximum DEMAG Sourcing Current	(Note 10)	-1500	—	—	μA
HV Section (HV Pin)						
I _{START}	Start Up Current Sourced from V _{CC} Pin	V _{CC} = 6V, V _{HV} = 100V	1	2	—	mA
I _{DISCH-X}	X-CAP Discharge Current	—	2	3	4	mA
Internal OTP Section						
OTP	OTP Enter	(Note 10)	—	+155	—	°C
	OTP Exit	(Note 10)	—	+140	—	°C

Notes: 9. Data measured in IC test mode.
10. Guaranteed by design.

Operation Description

The AP33510 is a quasi-mode flyback PWM controller for GaN FET. It covers a wide output range and has an optimized efficiency performance suitable for various output voltages and load conditions. Accounting for the needs of extremely low standby-power requirements, the controller includes an X capacitor discharge circuit that eliminates the need for external power-consuming resistors across the input X capacitors.

Startup Timing

A built-in HV start-up circuit in the AP33510 helps simplify the power system design for low standby applications. During the startup transient, the ISTART current travels through an externally resistive network and HV pin to charge the VCC capacitor. When the VCC is charged to the startup voltage V_{CC_ON} , the current source turns off. The AP33510 will output four switching pulses to detect the IDEMAG current flowing through the DEMAG pin pull-up resistor. Thus, the AC line voltage can be identified. If the input voltage is lower than the brown-in voltage, the IC will enter into restart status. Once the input voltage is higher than the brown-in voltage, the AP33510 will start working and output voltage will ramp up. The auxiliary winding voltage also goes up accordingly. The Vcc voltage begins going down from V_{CC_ON} until VCC capacitor charging is taken over by the auxiliary winding voltage.

Operation Mode for High Efficiency

The AP33510 optimizes system efficiency by switching in the valley of the MOSFET drain-source voltage under QR (quasi-resonance) mode with heavy load. When output load decreases, the switching frequency will operate in PFM mode with valley-on switching. The selected valley for turning on is locked until the load changes to the next level. As feedback level continues to decrease, the system will skip more valleys to implement frequency reducing. In this way, higher efficiency can be achieved by reducing switching power loss. In order to avoid an excessive switching loss at very high switching-frequency operations, there is a fixed 150 kHz frequency limitation.




Figure 1. QR Operation Frequency Curve

For valley-on switching, the AP33510 has a built-in internal voltage reference to compare with V_{COMP} . It adjusts the valley number for turn-on, as shown in Figure 1. When the COMP voltage decreases according to an inner modulating reference, the first “valley-on status” is forced to shift to another available “valley-on status”. The maximum valley number for turn-on is the fifteenth. When the valley quantities exceed fifteen, the system will operate at low-frequency hard-switching conditions. A minimum clamp frequency will prevent the switching frequency from dropping below 25kHz to eliminate risk of audible noise.

Operation Description (continued)

Valley-Switch & Valley-Lock

Quasi-resonant operation is regarded as a soft-switching technology which always turns on the primary GaN FET at the valley status of the Drain-to-Source voltage (V_{DS}). Compared to traditional hard switching, QR switching-on can reduce switching power loss of the GaN FET and achieve good EMI behavior with no additional BOM cost.




Figure 2. Valley Detection

Figure 2 shows the primary GaN FET V_{DS} waveform. When the secondary-side current flows to zero, the primary inductance L_M and the effective GaN FET output capacitor C_{oss} begin to resonate. The resonant frequency is approximately $1/2\pi\sqrt{L_M * C_{oss}}$. A QR flyback controller takes advantage of the drain voltage ringing and turns on the power switch at the drain ringing voltage valley to reduce switching loss and EMI. The valley is detected by the DEMAG pin through a pair of voltage dividers. At the primary GaN FET turning-off time and once the voltage on the DEMAG pin is detected below 35mV, one “valley status” is counted. Each “valley status” of the GaN FET V_{DS} will be detected and counted by the DEMAG pin. According to the AP33510’s frequency control strategy, one proper “valley status” will be selected to turn on the GaN FET. To prevent a false-trigger of the V_{DS} ring caused by a leakage inductance, the valley-detection function is blanked within the t_{BLK_DEMAG} when the primary GaN FET turns off.

In general, when the turning-on valley changes, the frequency will change. However, if the turning-on position changes back and forth between two neighboring valleys, which causes the frequency to change too fast, this unstable condition will introduce unacceptable audible noise. Through “valley-lock” technology, the turning-on valley is locked and will not switch iteratively when the load is changed.

Frequency Dithering

To improve the EMI performance in valley-lock mode, the AP33510 varies the valley switching moment during the negative half-cycle, and the switching frequency will have a periodic excursion as a triangular wave. As shown in Figure 3, this frequency jittering method helps to spread out energy in a conducted noise frequency domain, and meets stringent EMI requirement. For low-power or middle-power level conditions, the dithering circuit persists in working in frequency-foldback mode because of an innovative implementation of AP33510.




Figure 3. Frequency Dithering

Kelvin Source Connection

The GaN device has lower input capacitance, a lower gate turn-on threshold, and faster switching speeds than silicon MOSFETs—which reduces switching loss but also brings a new challenge to the gate driver as the loop area must be minimized to reduce noise coupling. In addition, the Kelvin connection for the gate driver is necessary to prevent false triggering due to external parasitic inductance from the ground current-sensing resistor.

Operation Description (continued)

Line Compensation

Pertaining to the general power-supply system at high-line voltage, a higher OCP current with turn-off time delay often occurs in power switching. The AP33510 implements a proprietary line-compensation scheme to add to the offset voltage on the CS pin. This compensation is able to obtain a relative constant OCP current value with universal input voltage.

Built-in Vcc LDO

The AP33510 integrates Vcc LDO circuitry. The LDO regulates the wide range V_{CC_IN} , which is rectified from auxiliary winding to an acceptable value. This makes the AP33510 a good choice in wide range output voltage applications.

X-CAP Discharge Function

To attenuate differential-mode noise in higher-power applications, an X-CAP is usually used before the rectifier bridge. When the AC line is off, paralleled resistors discharge the X-CAP for safety considerations. These paralleled resistors have large power dissipation and will increase standby power. The AP33510 integrates an X-CAP discharge function to replace the discharge resistors and thus decrease standby power.

This function contains two processes; the first process detects the condition of the AC line through the HV pin. This detected voltage is named V_b . When the system is plugged in, an inner timer of 60ms within the AP33510 begins to work. Meanwhile, a phase-drifted and filtered V_c signal is generated based on V_b and both are compared, as shown in Figure 4.

Whenever signal V_c crosses over with signal V_b , the inner 60ms timer will reset—which represents that the AC line is on. If the system is disconnected from the AC line, the cross-over signal of V_c and V_b will disappear and the 60ms timer will continue to count until it reaches 60ms. Here, the second process (discharge process) will come into effect and a 3mA discharge current will flow through the HV pin to GND, lasting for 60ms. After the AC line is off, the first process and the second process will alternate until the HV pin voltage is discharged below 10V, even when the Vcc voltage is lower than $V_{CC-UVLO}$.




Figure 4. X-CAP Discharge principle

Overpower Protection

An integrated overpower protection circuit provides a relatively constant power limit across different line voltages. The negative voltage of the DEMAG pin can reflect the input voltage, and thus the overpower compensation circuit measures the input voltage via the DEMAG pin. When the output power reaches the OPP limit, the corresponding V_{CS} should touch the overpower reference voltage. When the overpower condition lasts continuously for 80ms, overpower protection is triggered and the switching pulse is disabled. The system will enter into restart mode.

Operation Description (continued)

V_{OUT} OVP & UVP

The AP33510 provides output OVP and UVP protection functions. The auxiliary winding voltage during secondary rectifier conducting period reflects the output voltage. A divided voltage network is connected to the auxiliary winding and DEMAG pin. The DEMAG pin will detect the equivalent output voltage with a delay of t_{BLK_DEMAG} from the falling edge of the GATE driver signal, as shown in Figure 5. The detected voltage will be compared to the inner SOVP and SUVP threshold voltage. If the SOVP or SUVP threshold is reached continuously by six switching cycles, SOVP or SUVP protection will be triggered, the AP33510 will shut down switching pulses, and the system will restart when the V_{CC} voltage falls below the UVLO voltage.

To prevent a false-trigger of the SUVP during the start-up process, SUVP protection function will be ignored for a blank time of t_{D_UVP} .




Figure 5. SOVP and SUVP

Overtemperature Protection

The AP33510 integrates internal temperature protection to prevent permanent damage by overtemperature. If the junction temperature exceeds the temperature-protection threshold of $+155^{\circ}\text{C}$, the IC will trigger the internal OTP and stop switching. Meanwhile, if the V_{CC} drops to the V_{CC} UVLO threshold V_{CC_UVLO} , the controller enters restart mode. A built-in hysteresis ensures that if the internal temperature drops to $+140^{\circ}\text{C}$, the IC will recover operation.

The controller also can implement external accurate overtemperature protection through pin multiplexing. This is done by connecting an NTC resistor to provide temperature detection.

Other System Protection

V_{BULK_OVP}, FOCP, SSCP, V_{CC} OVP, SCP

The AP33510 provides versatile protections to ensure the reliability of the power system. V_{BULK_OVP} represents line-voltage overvoltage protection. If the detected AC line voltage is higher than V_{BULK_OVP} and sustains for 2.8s, the V_{BULK_OVP} protection will be triggered.


FOCP (fast overcurrent protection) is an ultra-fast short-current protection that helps to avoid catastrophic damage of the system when the secondary rectifier is shorted. The primary peak current will be monitored by the CS pin through a primary sense resistor. Whenever the sampled voltage reaches the threshold of V_{TH_FOCP} for six switching cycles continuously, the FOCP will be activated to shut down the switching pulse.

SSCP (sensor short-circuit protection) may be triggered when the CS pin is shorted to the ground. The SSCP module senses the voltage across the primary sense resistor with a several microsecond delay time after the rising edge of the primary GATE signal. This sensed signal is compared with V_{TH_SSCP} . If it is lower than V_{TH_SSCP} for six switching cycles, the SSCP will be triggered and the drive signal will be disabled. To prevent a false-trigger, the SSCP is valid only within the initial 25ms after startup.

V_{CC} overvoltage protection is used to prevent IC damage from overvoltage stress. All these protections described will restart the system when the V_{CC} voltage falls below UVLO.

If the power supply experiences a severe overloading situation or the output of the system is under a short-circuit protection (SCP) test, the driving pulses will stop and V_{CC} will fall down as the auxiliary pulses are missing. When V_{CC} drops below V_{CC_UVLO}, the controller consumption is down to a few μA and V_{CC} slowly rises up again via resistive starting network. When V_{CC} reaches up to V_{CC_ON}, the controller purposely ignores the restart cycle and waits for another V_{CC} cycle. The AP33510 naturally reaches a remarkable low input power by lowering the duty ratio in fault conditions.


Ordering Information (Note 11)



Orderable Part Number	Package	Marking	Packing	
			Qty.	Carrier
AP33510S9-13	SSOP-9 (Type CJ)	33510	4,000	Tape and Reel

Note: 11. For packaging details, go to our website at <https://www.diodes.com/design/support/packaging/diodes-packaging/>.




Marking Information



Package Outline Dimensions

Please see <http://www.diodes.com/package-outlines.html> for the latest version.

SSOP-9 (Type CJ)




SSOP-9 (Type CJ)			
Dim	Min	Max	Typ
A	1.35	1.75	--
A1	0.10	0.25	--
A2	1.350	1.550	--
b	0.270	0.430	--
c	0.170	0.258	--
D	4.70	5.10	--
E	5.80	6.20	--
E1	3.80	4.00	--
e	--	--	1.00
L	0.40	1.27	--
θ	0°	8°	--

All Dimensions in mm

Suggested Pad Layout

Please see <http://www.diodes.com/package-outlines.html> for the latest version.

SSOP-9 (Type CJ)



Dimensions	Value (in mm)
C	1.00
G	3.40
X	0.60
Y	2.00
Y1	7.40

Mechanical Data

- Moisture Sensitivity: Level 3 per JESD22-A113
- Terminals: Finish – Matte Tin Plated Leads, Solderable per JESD22-B102 
- Weight: 0.08 grams (Approximate)

IMPORTANT NOTICE

1. DIODES INCORPORATED (Diodes) AND ITS SUBSIDIARIES MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).
2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes' products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes' products. Diodes' products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of Diodes' products for their intended applications, (c) ensuring their applications, which incorporate Diodes' products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.
3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.
4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.
5. Diodes' products are provided subject to Diodes' Standard Terms and Conditions of Sale (<https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/>) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
6. Diodes' products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes' products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.
7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.
8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.
9. This Notice may be periodically updated with the most recent version available at <https://www.diodes.com/about/company/terms-and-conditions/important-notice>

The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries.
All other trademarks are the property of their respective owners.
© 2025 Diodes Incorporated. All Rights Reserved.

www.diodes.com