

## General Description

The SY20118A high-efficiency 1MHz synchronous step-down DC/DC regulator operates over a wide input voltage range of 2.5V to 5.5V, and can deliver an output current up to 4A with a low quiescent current of 55 $\mu$ A. It integrates a main switch and a synchronous switch with very low  $R_{DS(ON)}$  to minimize conduction loss. The 1MHz switching frequency allows for low output-voltage ripple, as well as small external inductor and capacitor values.

The SY20118A is highly integrated, so only the input and output capacitors, inductor, and feedback resistors need to be selected for the targeted application specifications.

The SY20118A is available in a compact DFN2x2-8 package.

## Features

- 2.5V to 5.5V Input Voltage Range
- Up to 4A Output Current
- Low  $R_{DS(ON)}$  for Internal Switches: 85m $\Omega$  Top, 60m $\Omega$  Bottom
- Low 55 $\mu$ A Quiescent Current
- High 1MHz Switching Frequency Minimizes Required External Components
- Internal Soft-Start Limits the Inrush Current
- 100% Dropout Operation
- Power-Good Indicator
- Hiccup Mode for Short-Circuit Protection
- Output Auto-Discharge Function
- RoHS-Compliant and Halogen-Free
- Compact Package: DFN2x2-8

## Applications

- Set-Top Box
- USB Dongle
- Media Player
- Smartphone

## Typical Application




Figure 1. Typical Application Circuit





Figure 2. Efficiency vs. Output Current

## Ordering Information

| Ordering Part Number | Package type                                | Top Mark |
|----------------------|---|----------|
| SY20118ADFC          | DFN2x2-8<br>RoHS Compliant and Halogen Free | t2xyz    |

*x = year code, y = week code, z = lot number code*

## Pinout (top view)



## Pin Description

| Pin No | Pin Name | Pin Description   |
|--------|----------|---|
| 1      | FB       | Output feedback pin. Connect this pin to the center point of the output resistor-divider. See application information.  |
| 2      | PG       | Power-good indicator. Open-drain output. Hi-Z (high impedance) when the output voltage is within 90% to 120% of the regulation setpoint. Driven low when voltage outside of this range. |
| 3      | IN       | Power input. Decouple this pin from the GND pin with at least a 10µF ceramic capacitor.   |
| 4/EP   | PGND     | Power ground. Pin 4 and exposed pad.  |
| 5      | NC       | No connection.  |
| 6      | LX       | Inductor pin. Connect this pin to the switching node of the inductor.   |
| 7      | EN       | Enable pin. Pull low to disable the device, pull high to enable. Do not leave this pin floating.  |
| 8      | SGND     | Analog ground.  |

## Block Diagram




Figure 3. Block Diagram

## Absolute Maximum Ratings

| Parameter (Note 1)               | Min  | Max      | Unit |
|----------------------------------|------|----------|------|
| IN                               | -0.3 | 6        | V    |
| EN, FB, PG                       | -0.3 | IN + 0.6 |      |
| LX                               | -0.3 | 6        |      |
| LX, 20ns duration                | -3   | 7        |      |
| Junction Temperature, Operating  | -40  | 150      | °C   |
| Lead Temperature (Soldering,10s) |      | 260      |      |
| Storage Temperature              | -65  | 150      |      |

## Thermal Information

| Parameter (Note 2)                                   | Type | Unit |
|--|------|------|
| $\theta_{JA}$ Junction-to-Ambient Thermal Resistance | 70   | °C/W |
| $\theta_{JC}$ Junction-to-Case Thermal Resistance    | 25   |      |
| $P_D$ Power Dissipation $T_A = 25^\circ\text{C}$     | 1.4  | W    |

## Recommended Operating Conditions

| Parameter (Note 3)   | Min | Max | Unit |
|----------------------|-----|-----|------|
| IN                   | 2.5 | 5.5 | V    |
| Output Voltage       | 0.6 | 5.5 |      |
| Output Current       |     | 4   |      |
| Junction Temperature | -40 | 125 |      |

## Electrical Characteristics

( $V_{IN} = 5V$ ,  $V_{OUT} = 1.8V$ ,  $L = 1.0\mu H$ ,  $C_{OUT} = 32\mu F$ ,  $T_J = 25^\circ C$ , unless otherwise specified)

| Parameter                    |                    | Symbol                 | Test Conditions                    | Min   | Typ  | Max   | Unit        |
|------------------------------|--------------------|------------------------|------------------------------------|-------|------|-------|-------------|
| Input                        | Voltage            | $V_{IN}$               |                                    | 2.5   |      | 5.5   | V           |
|                              | UVLO, rising       | $V_{IN,UVLO}$          |                                    |       | 2.45 | 2.5   | V           |
|                              | UVLO, hysteresis   | $V_{IN,HYS}$           |                                    |       | 150  |       | mV          |
|                              | Quiescent current  | $I_Q$                  | $V_{FB} = 105\% \times V_{REF}$    |       | 55   |       | $\mu A$     |
|                              | Shutdown current   | $I_{SHDN}$             | $V_{EN} = 0V$                      |       | 0.1  | 1     | $\mu A$     |
| FB                           | Reference voltage  | $V_{REF}$              | $I_{OUT} = 0.5A$ , CCM             | 0.591 | 0.6  | 0.609 | V           |
|                              | Input current      | $I_{FB}$               | $V_{EN} = 2V$ , $V_{FB} = 1V$      | -50   | 0    | 50    | nA          |
| Power Switch                 | On resistance      | $R_{DS(ON)HS}$         |                                    |       | 85   |       | $m\Omega$   |
|                              | Current limit      | $I_{LMT,HS}$           |                                    | 4.7   |      |       | A           |
| Synchronous Rectifier        | On resistance      | $R_{DS(ON)LS}$         |                                    |       | 60   |       | $m\Omega$   |
| Discharge FET resistance     |                    | $R_{DIS}$              |                                    |       | 50   |       | $\Omega$    |
| Enable(EN)                   | Input voltage high | $V_{EN,H}$             |                                    | 1.2   |      |       | V           |
|                              | Input voltage low  | $V_{EN,L}$             |                                    |       |      | 0.4   | V           |
|                              | Input current      | $I_{EN}$               | $V_{EN} = 2V$                      |       |      | 2     | $\mu A$     |
| Soft-Start (SS)              | Turn-on delay time | $t_{ON,DLY}$           | From EN high to LX start switching |       | 0.5  |       | ms          |
|                              | Soft-start time    | $t_{SS}$               | $V_{OUT}$ from 0% to 100%          |       | 1    |       | ms          |
| Undervoltage Protection      | Threshold          | $V_{UVP}$              |                                    |       | 50   |       | $\%V_{REF}$ |
|                              | Delay              | $t_{UVP,DLY}$          |                                    |       | 10   |       | $\mu s$     |
| UVP/OCP Hiccup ON Time       |                    | $t_{HICCUP,ON}$        |                                    |       | 3.5  |       | ms          |
| UVP/OCP Hiccup OFF Time      |                    | $t_{HICCUP,OFF}$       |                                    |       | 3.5  |       | ms          |
| Power Good                   | Thresholds         | $V_{PG}$               | $V_{FB}$ falling, fault            |       | 88   |       | %           |
|                              |                    |                        | $V_{FB}$ rising, good              |       | 90   |       | %           |
|                              |                    |                        | $V_{FB}$ rising, fault             |       | 120  |       | %           |
|                              |                    |                        | $V_{FB}$ falling, good             |       | 114  |       | %           |
|                              | Delay              | $t_{PG,R}$             | $V_{FB}$ rising, good              |       | 2    |       | $\mu s$     |
|                              |                    | $t_{PG,F}$             | $V_{FB}$ falling, fault            |       | 20   |       | $\mu s$     |
| Switching Frequency          | $f_{SW}$           | $I_{OUT} = 0.5A$ , CCM |                                    | 1     |      |       | MHz         |
| Min ON Time                  | $t_{ON,MIN}$       |                        |                                    |       | 50   |       | ns          |
| Maximum Duty Cycle           | $D_{MAX}$          |                        |                                    | 100   |      |       | %           |
| Thermal Shutdown Temperature | $T_{SD}$           |                        |                                    |       | 160  |       | $^\circ C$  |
| Thermal Shutdown Hysteresis  | $T_{HYS}$          |                        |                                    |       | 20   |       | $^\circ C$  |







**Note 1:** Stresses beyond the “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







**Note 2:**  $\theta_{JA}$  of SY20118ADFC is measured in the natural convection at  $T_A = 25^\circ C$  on a 2oz two-layer Silergy evaluation board. Paddle of DFN2x2-8 package is the case position for  $\theta_{JC}$  measurement.





**Note 3:** The device is not guaranteed to function outside its operating conditions.

## Typical Performance Characteristics

( $T_A = 25^\circ\text{C}$ ,  $V_{IN} = 5\text{V}$ ,  $V_{OUT} = 1.8\text{V}$ ,  $L = 1.0\mu\text{H}$ ,  $C_{OUT} = 32\mu\text{F}$ , unless otherwise noted)





**Short Circuit Protection**
 $(V_{IN}=5.0V, V_{OUT}=1.8V, I_o=0A \sim Short)$ 

**Short Circuit Protection**
 $(V_{IN}=5.0V, V_{OUT}=1.8V, I_o=4.0A \sim Short)$ 

**Bode Plot**
 $(V_{IN}=5V, V_{OUT}=1.8V, I_{OUT}=4A)$ 

**Bode Plot**
 $(V_{IN}=5V, V_{OUT}=3.3V, I_{OUT}=4A)$ 




SILVERGY

SY20118A

## Operation

The SY20118A high-efficiency 1MHz synchronous step-down DC/DC regulator operates over a wide input voltage range of 2.5V to 5.5V, and can deliver an output current up to 4A with a low quiescent current of 55µA. To minimize conduction loss, it integrates a main switch and a synchronous switch with very low  $R_{DS(ON)}$ . The 1MHz switching frequency allows for low output-voltage ripple, as well as small external inductor and capacitor values.

The SY20118A employs a constant-off-time and peak-current-mode control strategy. When the top FET's current-sense signal reaches internal  $V_{COMP}$ , the top FET turns off and the bottom FET turns on for a fixed period of time (constant  $t_{OFF}$ ).  $t_{OFF}$  is internally calculated according to the input voltage, output voltage, and desired switching frequency ( $f_{sw}$ ):

$$t_{OFF} = \frac{1 - V_{OUT}/V_{IN}}{f_{sw}}$$

The bottom FET turns off after a period of  $t_{OFF}$ .

The SY20118A is available in a compact DFN2x2-8 package.

## Application Information

The SY20118A is highly integrated, so only the input capacitor  $C_{IN}$ , the output capacitor  $C_{OUT}$ , the output inductor  $L$ , and the feedback resistors  $R_H$  and  $R_L$  need to be selected for the targeted application specifications.

### Feedback Resistor-Divider $R_H$ and $R_L$

Choose  $R_H$  and  $R_L$  to program the proper output voltage. A value between 1kΩ and 1MΩ is recommended for both resistors. If  $R_L$  is chosen as 120kΩ, for example, then  $R_H$  can be calculated as follows:

$$R_H = \frac{(V_{OUT} - 0.6V) \times R_L}{0.6V}$$

### Input Capacitor $C_{IN}$

For the best performance, select a typical X5R or better grade ceramic capacitor with a 10V rating, and greater than 10µF capacitance. The capacitor should be placed as close as possible to the device, while also minimizing the loop area formed by  $C_{IN}$  and the IN/GND pins.

When selecting an input capacitor, ensure that its voltage rating is at least 20% greater than the maximum voltage of the input supply. X5R or X7R dielectric types are the most often selected due to their small size, low cost, surge current capability, and high RMS current rating over a wide temperature and voltage range.

In situations where the input rail is supplied through long wires, it is recommended to add some bulk capacitance like electrolytic, tantalum or polymer type capacitors to reduce the overshoot and ringing caused by the added parasitic inductance.

Consider the RMS current rating of the input capacitor, paralleling additional capacitors if required to meet the calculated RMS ripple current.

$$I_{CIN\_RMS} = I_{OUT} \times \sqrt{D \times (1 - D)}$$

The worst-case condition occurs at  $D = 0.5$ , then

$$I_{CIN\_RMS,MAX} = \frac{I_{OUT}}{2}$$

For simplicity, use an input capacitor with an RMS current rating greater than 50% of the maximum load current.

The input capacitor value determines the input voltage ripple of the converter. If there is a voltage ripple requirement in the system, choose an appropriate input capacitor that meets the specification.

Given the very low ESR and ESL of ceramic capacitors, the input voltage ripple can be estimated using the formula:

$$V_{CIN\_RIPPLE,CAP} = \frac{I_{OUT}}{f_{sw} \times C_{IN}} \times D \times (1 - D)$$

The worst-case condition occurs at  $D = 0.5$ , then

$$V_{CIN\_RIPPLE,CAP,MAX} = \frac{I_{OUT}}{4 \times f_{sw} \times C_{IN}}$$

The capacitance value is less important than the RMS current rating. A single 10µF X5R capacitor is sufficient in most applications.

### Output Capacitor $C_{OUT}$

Select the output capacitor  $C_{OUT}$  to handle the output ripple requirements. Both steady-state ripple and transient requirements must be taken into consideration when selecting  $C_{OUT}$ . For the best performance, use an X5R or better grade ceramic capacitor with a 6.3V rating, and capacitance greater than 32 $\mu$ F.

For applications where the design must meet stringent ripple requirements, the following considerations must be followed.

The output voltage ripple at the switching frequency is caused by the inductor-current ripple ( $\Delta I_L$ ) on the output capacitor's ESR (ESR ripple), as well as the stored charge (capacitive ripple). When calculating total ripple, consider both.

$$V_{RIPPLE,ESR} = \Delta I_L \times ESR$$

$$V_{RIPPLE,CAP} = \frac{\Delta I_L}{8 \times C_{OUT} \times f_{SW}}$$

The capacitive ripple might be higher because the effective capacitance for ceramic capacitors decreases with the voltage across the terminals. The voltage derating is usually included as a chart in the capacitor datasheet, and the ripple can be recalculated after taking the target output voltage into account.

### Output Inductor $L$

Consider the following when choosing this inductor:

- 1) Choose the inductance to provide a ripple current that is approximately 40% of the maximum output current. The recommended inductance is calculated as:

$$L = \frac{V_{OUT}(1 - V_{OUT} / V_{IN,MAX})}{f_{SW} \times I_{OUT,MAX} \times 0.4}$$

where  $f_{SW}$  is the switching frequency and  $I_{OUT,MAX}$  is the maximum load current.

The SY20118A has high tolerance for ripple current amplitude variation. As a result, the final choice of inductance can vary slightly from the calculated value with no significant performance impact.

- 2) The inductor's saturation current rating must be greater than the peak inductor current under full load:

$$I_{SAT,MIN} > I_{OUT,MAX} + \frac{V_{OUT}(1 - V_{OUT} / V_{IN,MAX})}{2 \times f_{SW} \times L}$$


- 3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. Use an inductor with DCR less than 30m $\Omega$  to achieve good overall efficiency.

### Overcurrent and Short-Circuit Protection

With load current increasing, as soon as the high-side FET current exceeds the peak current-limit threshold, the high-side FET will turn off. If the load current continues to increase, the output voltage will drop. When the output voltage falls below 50% of the regulation level, the output undervoltage protection will be activated and the SY20118A will operate in hiccup mode. The hiccup frequency is 400Hz and the hiccup duty cycle is 50%. If the hard short is removed, the SY20118A will return to normal operation.

### Load-Transient Considerations

The SY20118A integrates compensation components to achieve fast transient responses and improved stability. In some applications, adding a ceramic capacitor (feed-forward capacitor  $C_{ff}$ ) in parallel with  $R_H$  may further speed up the load-transient responses, and is therefore recommended for applications with large load-transient step requirements.

**Application Schematic ( $V_{OUT} = 1.8V$ )**

**BOM List**

| Reference Designator | Description                             | Part Number    | Manufacturer |
|----------------------|---|----------------|--------------|
| L1                   | 1.0 $\mu$ H Inductor                    | CSAB0420-1R0M  | CODACA       |
| C <sub>IN1</sub>     | 100 $\mu$ F/25V(electrolytic capacitor) |                |              |
| C <sub>IN2</sub>     | 10 $\mu$ F/10V, 0805, X5R               | C2012X5R1A106K | TDK          |
| C <sub>OUT1</sub>    | 22 $\mu$ F/6.3V, 0805, X5R              | C2012X5R0J226M | TDK          |
| C <sub>OUT2</sub>    | 10 $\mu$ F/10V, 0805, X5R               | C2012X5R1A106K | TDK          |
| C <sub>ff</sub>      | 10pF/50V, 0603, C0G                     | C1608C0G1H100D | TDK          |
| R <sub>H</sub>       | 100k $\Omega$ , 1%, 0603                |                |              |
| R <sub>L</sub>       | 49.9k $\Omega$ , 1%, 0603               |                |              |
| R <sub>PG</sub>      | 100k $\Omega$ , 0603                    |                |              |

**Recommend Components for Typical Applications**


| $V_{OUT}$ (V) | $R_H$ (k $\Omega$ ) | $R_L$ (k $\Omega$ ) | $C_{ff}$ (pF) | L/(Rated/Saturating Current) | $C_{OUT1}$                 | $C_{OUT2}$                 |
|---------------|---------------------|---------------------|---------------|------------------------------|----------------------------|----------------------------|
| 1.2           | 49.9                | 49.9                | 22            | 1.0 $\mu$ H/(6.2A/9A)        | 22 $\mu$ F/6.3V, 0805, X5R | 22 $\mu$ F/6.3V, 0805, X5R |
| 1.8           | 100                 | 49.9                | 10            | 1.0 $\mu$ H/(6.2A/9A)        | 22 $\mu$ F/6.3V, 0805, X5R | 10 $\mu$ F/10V, 0805, X5R  |
| 3.3           | 100                 | 22.1                | 10            | 1.0 $\mu$ H/(6.2A/9A)        | 22 $\mu$ F/6.3V, 0805, X5R | 10 $\mu$ F/10V, 0805, X5R  |

## Layout Design


For optimal design, follow these PCB layout considerations:

- For minimum noise and maximum efficiency, place the following components close to the IC:  $C_{IN}$ , L,  $R_H$  and  $R_L$ .
- To achieve the best thermal and noise performance, maximize the PCB copper area connecting to the GND pin. A ground plane is highly recommended if board space allows.


- $C_{IN}$  must be close to pins IN and GND. Minimize the loop area formed by  $C_{IN}$ ,  $V_{IN}$ , and GND.
- To reduce potential noise:
  - Minimize the PCB copper area connected to the LX pin.
  - R1, R2, and the trace connected to the FB pin must **not** be adjacent to the LX net on the PCB layout.




## DFN2x2-8 Package Outline Drawing




Top view




Bottom view



Detail A  
Pin1 Identifier(Two options)



Side view




Recommended PCB layout  
(reference only)


**Note:** All dimensions are in millimeters and exclude mold flash and metal burr.

## Taping and Reel Specification

### DFN2x2 taping orientation



### Carrier tape and reel specification for packages



| Package types | Tape width (mm) | Pocket pitch(mm) | Reel size (Inch) | Trailer length(mm) | Leader length (mm) | Qty per reel |
|---------------|-----------------|------------------|------------------|--------------------|--------------------|--------------|
| DFN2x2        | 8               | 4                | 7"               | 400                | 160                | 3000         |

Others: NA

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, however, not warrantied. Please make sure that you have the latest revision.

| Date         | Revision     | Change          |
|--------------|--------------|-----------------|
| Nov.10, 2022 | Revision 1.0 | Product Release |
| Nov.10, 2021 | Revision 0.9 | Initial Release |

## IMPORTANT NOTICE

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.

2. **Applications.** Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.

3. **Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.

4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

5. **Terms and conditions of commercial sale.** Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at <http://www.silergy.com/stdterms>, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.

6. **No offer to sell or license.** Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: [www.silergy.com](http://www.silergy.com)

©2021 Silergy Corp.

All Rights Reserved.