

## TP70H300G4JSGB

700V SuperGaN® GaN FET in PQFN 5 × 6 Industry Standard Package (source tab)

### Description

The TP70H300G4JSGB 700V, 240mΩ Gallium Nitride (GaN) FET is a normally-off device that uses Renesas' Gen IV platform. It combines a state-of-the-art high-voltage GaN HEMT with a low-voltage silicon MOSFET to offer superior reliability and performance while enabling reduced system size and cost.

The Gen IV SuperGaN® platform uses advanced epi and patented design technologies to simplify manufacturability while improving efficiency over silicon via lower gate charge, output capacitance, crossover loss, and reverse recovery charge.


### Benefits

- Achieves increased efficiency in both hard- and soft-switched circuits
  - Increased power density
  - Reduced system size and weight
  - Overall lower system cost
- Easy to drive with Si gate drivers


### Product and Schematic Diagrams



TP70H300G4JSGB PQFN 5 × 6 IP



Cascode Schematic Symbol



Cascode Device Structure

(MOSFET has integrated ESD Protection Circuit)

### Features

- Gen IV technology
- JEDEC-qualified GaN technology
- Dynamic RDS(on)eff production tested
- Robust design, defined by
  - Transient over-voltage capability
  - Operation with E-mode gate drivers without need for Zener protection.
- Reduced crossover loss
- Negligible Qrr
- RoHS compliant and Halogen-free packaging
- 2kV HBM ESD rating

### Applications

- Consumer
- Power adapters
- Low power SMPS
- Lighting



### Key Specifications

|                                          |     |
|------------------------------------------|-----|
| $V_{DS}$ (V)                             | 700 |
| $V_{DSS(TR)}$ (V)                        | 800 |
| $R_{DS(on)}$ (mΩ) maximum <sup>[1]</sup> | 312 |
| $Q_{OSS}$ (nC) typical                   | 17  |
| $Q_G$ (nC) typical                       | 5.4 |

1. Dynamic RDS(on); see Figure 17 and Figure 18.

## Contents

|                                                |           |
|------------------------------------------------|-----------|
| <b>1. Pin Information</b>                      | <b>3</b>  |
| 1.1 Pin Assignments                            | 3         |
| 1.2 Pin Descriptions                           | 3         |
| <b>2. Specifications</b>                       | <b>4</b>  |
| 2.1 Absolute Maximum Ratings                   | 4         |
| 2.2 Thermal Specifications                     | 4         |
| 2.3 Electrical Specifications – Forward Device | 5         |
| 2.4 Electrical Specifications – Reverse Device | 6         |
| <b>3. Typical Performance Graphs</b>           | <b>7</b>  |
| <b>4. Test Circuits and Waveforms</b>          | <b>9</b>  |
| <b>5. Package Outline Drawings</b>             | <b>10</b> |
| <b>6. Related Information</b>                  | <b>11</b> |
| <b>7. Ordering Information</b>                 | <b>11</b> |
| <b>8. Revision History</b>                     | <b>11</b> |

## Figures

|                                                                       |    |
|-----------------------------------------------------------------------|----|
| Figure 1. Pin Assignments – Bottom View                               | 3  |
| Figure 2. Typical Output Characteristics, $T_J = 25^{\circ}\text{C}$  | 7  |
| Figure 3. Typical Output Characteristics, $T_J = 150^{\circ}\text{C}$ | 7  |
| Figure 4. Typical Transfer Characteristics                            | 7  |
| Figure 5. Normalized On-resistance                                    | 7  |
| Figure 6. Typical Capacitance                                         | 7  |
| Figure 7. Typical $C_{OSS}$ Stored Energy                             | 7  |
| Figure 8. Typical $Q_{OSS}$                                           | 8  |
| Figure 9. Typical Gate Charge                                         | 8  |
| Figure 10. Power Dissipation                                          | 8  |
| Figure 11. Current Derating                                           | 8  |
| Figure 12. Forward Characteristics of Rev. Diode                      | 8  |
| Figure 13. Transient Thermal Resistance                               | 8  |
| Figure 14. Safe Operating Area $T_C = 25^{\circ}\text{C}$             | 9  |
| Figure 15. Switching Time Test Circuit                                | 9  |
| Figure 16. Switching Time Waveform                                    | 9  |
| Figure 17. Dynamic $R_{DS(on)eff}$ Test Circuit                       | 9  |
| Figure 18. Dynamic $R_{DS(on)eff}$ Waveform                           | 9  |
| Figure 19. Package Outline Drawing – $5 \times 6$ PQFN                | 10 |

## 1. Pin Information

### 1.1 Pin Assignments




Figure 1. Pin Assignments – Bottom View

### 1.2 Pin Descriptions

| Pin Number | Pin Name | Description    |
|------------|----------|----------------|
| 1, 2       | NC       | No connection. |
| 3          | KS       | Kelvin source. |
| 4          | G        | Gate.          |
| 5, 6, 7, 8 | D        | Drain.         |
| 9          | S        | Source.        |

## 2. Specifications


### 2.1 Absolute Maximum Ratings

( $T_c = 25^\circ\text{C}$  unless otherwise stated.)

**Caution:** Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

| Symbol                                       | Parameter                                                                    | Minimum | Maximum | Unit             |
|----------------------------------------------|------------------------------------------------------------------------------|---------|---------|------------------|
| $V_{\text{DSS}}$                             | Drain to source voltage ( $T_J = -55^\circ\text{C}$ to $150^\circ\text{C}$ ) | -       | 700     | V                |
| $V_{\text{DSS(TR)}, \text{ non-repetitive}}$ | Transient drain to source voltage, non-repetitive <sup>[1]</sup>             | -       | 800     |                  |
| $V_{\text{DSS(TR)}, \text{ repetitive}}$     | Transient drain to source voltage, repetitive <sup>[2]</sup>                 | -       | 750     |                  |
| $V_{\text{GSS}}$                             | Gate to source voltage                                                       | -20     | +20     |                  |
| $P_D$                                        | Maximum power dissipation at $T_c = 25^\circ\text{C}$                        | -       | 31.2    | W                |
| $I_D$                                        | Continuous drain current at $T_c = 25^\circ\text{C}$ <sup>[3]</sup>          | -       | 8       | A                |
|                                              | Continuous drain current at $T_c = 100^\circ\text{C}$ <sup>[3]</sup>         | -       | 5       | A                |
| $I_{\text{DM}}$                              | Pulsed drain current (pulse width: 10 $\mu\text{s}$ )                        | -       | 30      | A                |
| $T_J$                                        | Junction operating temperature                                               | -55     | +150    | $^\circ\text{C}$ |
| $T_s$                                        | Storage temperature                                                          | -55     | +150    | $^\circ\text{C}$ |
| $T_{\text{SOLD}}$                            | Reflow soldering temperature <sup>[4]</sup>                                  | -       | 260     | $^\circ\text{C}$ |

1. In off-state, spike duration < 30 $\mu\text{s}$ , non-repetitive.
2. Off-state, spike duration < 5 $\mu\text{s}$ .
3. Reflow MSL3.



### 2.2 Thermal Specifications

| Symbol                | Condition                          | Typical Value | Unit               |
|-----------------------|------------------------------------|---------------|--------------------|
| $R_{\theta\text{JC}}$ | Junction-to-case                   | 4             | $^\circ\text{C/W}$ |
| $R_{\theta\text{JA}}$ | Junction-to-ambient <sup>[1]</sup> | 50            |                    |

1. Device on one layer epoxy PCB for source connection (vertical and without air stream cooling, with 6cm<sup>2</sup> copper area and 70 $\mu\text{m}$  thickness).

## 2.3 Electrical Specifications – Forward Device

$T_J = 25^\circ\text{C}$  unless otherwise stated.

| Symbol                  | Parameter                                             | Test Conditions                                                                                                                               | Minimum | Typical | Maximum | Unit                 |
|-------------------------|-------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|----------------------|
| $V_{DSS(BL)}$           | Maximum drain-source voltage                          | $V_{GS} = 0V$                                                                                                                                 | 700     | -       | -       | V                    |
| $V_{GS(th)}$            | Gate threshold voltage                                | $V_{DS} = V_{GS}, I_D = 0.5mA$                                                                                                                | 1.5     | 2.0     | 2.5     | V                    |
| $\Delta V_{GS(th)}/T_J$ | Gate threshold voltage temperature coefficient        | -                                                                                                                                             | -       | -5.8    | -       | mV/ $^\circ\text{C}$ |
| $R_{DS(on)eff}$         | Drain-source on-resistance <sup>[1]</sup>             | $V_{GS} = 6V, I_D = 5A$                                                                                                                       | -       | 240     | 312     | m $\Omega$           |
|                         |                                                       | $V_{GS} = 6V, I_D = 5A, T_J = 150^\circ\text{C}$                                                                                              | -       | 492     | -       |                      |
| $I_{DSS}$               | Drain-to-source leakage current                       | $V_{DS} = 700V, V_{GS} = 0V$                                                                                                                  | -       | 1.2     | 12      | $\mu\text{A}$        |
|                         |                                                       | $V_{DS} = 700V, V_{GS} = 0V, T_J = 150^\circ\text{C}$                                                                                         | -       | 8       | -       |                      |
| $I_{GSS}$               | Gate-to-source forward leakage current <sup>[2]</sup> | $V_{GS} = 20V$                                                                                                                                | -       | -       | 10      | $\mu\text{A}$        |
|                         | Gate-to-source reverse leakage current <sup>[2]</sup> | $V_{GS} = -20V$                                                                                                                               | -       | -       | -10     |                      |
| $I_{GSS}$               | Gate-to-source forward leakage current <sup>[2]</sup> | $V_{GS} = 6V$                                                                                                                                 | -       | -       | 0.1     | $\mu\text{A}$        |
|                         | Gate-to-source reverse leakage current <sup>[2]</sup> | $V_{GS} = -6V$                                                                                                                                | -       | -       | -0.1    |                      |
| $C_{ISS}$               | Input capacitance                                     | $V_{GS} = 0V, V_{DS} = 400V, f = 1MHz$                                                                                                        | -       | 487     | -       | pF                   |
| $C_{OSS}$               | Output capacitance                                    |                                                                                                                                               | -       | 16.3    | -       |                      |
| $C_{RSS}$               | Reverse transfer capacitance                          |                                                                                                                                               | -       | 2       | -       |                      |
| $C_{O(er)}$             | Output capacitance, energy related <sup>[3]</sup>     | $V_{GS} = 0V, V_{DS} = 0V \text{ to } 400V$                                                                                                   | -       | 24      | -       | pF                   |
| $C_{O(tr)}$             | Output capacitance, time related <sup>[4]</sup>       | $V_{GS} = 0V, V_{DS} = 0V \text{ to } 400V$                                                                                                   | -       | 42      | -       |                      |
| $Q_G$                   | Total gate charge                                     | $V_{DS} = 400V, V_{GS} = 0V \text{ to } 6V, I_D = 5A$                                                                                         | -       | 5.4     | -       | nC                   |
| $Q_{GS}$                | Gate-source charge                                    |                                                                                                                                               | -       | 1.5     | -       |                      |
| $Q_{GD}$                | Gate-drain charge                                     |                                                                                                                                               | -       | 2.3     | -       |                      |
| $Q_{OSS}$               | Output charge                                         | $V_{GS} = 0V, V_{DS} = 0V \text{ to } 400V$                                                                                                   | -       | 17      | -       | nC                   |
| $t_{D(on)}$             | Turn-on delay                                         | $V_{DS} = 400V, V_{GS} = 0V \text{ to } 6V, I_D = 5A, R_G = 20\Omega, ZFB = 120\Omega \text{ at } 100MHz$<br>(see <a href="#">Figure 15</a> ) | -       | 25      | -       | ns                   |
| $t_R$                   | Rise time                                             |                                                                                                                                               | -       | 4.2     | -       |                      |
| $t_{D(off)}$            | Turn-off delay                                        |                                                                                                                                               | -       | 45.4    | -       |                      |
| $t_F$                   | Fall time                                             |                                                                                                                                               | -       | 6.4     | -       |                      |

1. Dynamic  $R_{DS(on)}$ , 100% tested; see [Figure 17](#) and [Figure 18](#) for conditions.
2. Including leakage current of the integrated ESD protection circuit.
3. Equivalent capacitance to give same stored energy from 0V to 400V.
4. Equivalent capacitance to give same charging time from 0V to 400V.

## 2.4 Electrical Specifications – Reverse Device

$T_J = 25^\circ\text{C}$  unless otherwise stated.


| Symbol   | Parameter                      | Test Conditions                                                       | Minimum | Typical | Maximum | Unit |
|----------|--------------------------------|-----------------------------------------------------------------------|---------|---------|---------|------|
| $I_S$    | Reverse current                | $V_{GS} = 0V$ , $T_C = 100^\circ\text{C}$ ,<br>$\leq 25\%$ duty cycle | -       | -       | 5       | A    |
| $V_{SD}$ | Reverse voltage <sup>[1]</sup> | $V_{GS} = 0V$ , $I_S = 2.5A$                                          | -       | 1.3     | -       | V    |
|          |                                | $V_{GS} = 0V$ , $I_S = 5 A$                                           | -       | 1.9     | -       |      |

1. Includes dynamic  $R_{DS(on)}$  effect.

Note: Reverse recovery charge is negligible enabled by the LV Si FET technology


### 3. Typical Performance Graphs

$T_c = 25^\circ\text{C}$  unless otherwise stated.




**Figure 2. Typical Output Characteristics,  $T_J = 25^\circ\text{C}$**

Parameter:  $V_{GS}$




**Figure 3. Typical Output Characteristics,  $T_J = 150^\circ\text{C}$**

Parameter:  $V_{GS}$




**Figure 4. Typical Transfer Characteristics**

$V_{DS} = 10\text{V}$ , parameter:  $T_J$




**Figure 5. Normalized On-resistance**

$I_D = 5\text{A}$ ,  $V_{GS} = 6\text{V}$



**Figure 6. Typical Capacitance**

$V_{GS} = 0\text{V}$ ,  $f = 1\text{MHz}$



**Figure 7. Typical  $C_{OSS}$  Stored Energy**




Figure 8. Typical  $Q_{oss}$




Figure 9. Typical Gate Charge

$I_{DS} = 5A$ ,  $V_{DS} = 400V$




Figure 10. Power Dissipation




Figure 11. Current Derating

Pulse width  $\leq 10\mu s$ ,  $V_{GS} \geq 6V$




Figure 12. Forward Characteristics of Rev. Diode

$I_S = f(V_{SD})$ , Parameter:  $T_J$




Figure 13. Transient Thermal Resistance






Figure 14. Safe Operating Area  $T_c = 25^\circ\text{C}$

## 4. Test Circuits and Waveforms




Figure 15. Switching Time Test Circuit




Figure 16. Switching Time Waveform




Figure 17. Dynamic  $R_{DS(on)eff}$  Test Circuit




Figure 18. Dynamic  $R_{DS(on)eff}$  Waveform

## 5. Package Outline Drawings




Figure 19. Package Outline Drawing – 5 × 6 PQFN

## 6. Related Information

All technical documents for Renesas GaN Power devices are accessible from the [GaN Power Solutions](#) page.

## 7. Ordering Information

| Part Number                      | Package Description | Package Configuration |
|----------------------------------|---------------------|-----------------------|
| TP70H300G4JSGB-TR <sup>[1]</sup> | 5 × 6 PQFN IP       | Source                |

1. "-TR" suffix refers to tape and reel.

## 8. Revision History

| Revision | Date         | Description                                                                                                                                                                                                                              |
|----------|--------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 2.00     | Nov 21, 2025 | Updated the document's formatting; no technical changes were completed                                                                                                                                                                   |
| 1.01     | Sep 24, 2025 | <ul style="list-style-type: none"><li>▪ Updated <math>V_{GSS}</math> maximum to 20V in section <a href="#">2.1</a>.</li><li>▪ Updated <math>I_{GS}</math> test voltage to <math>\pm 20V</math> in section <a href="#">2.4</a>.</li></ul> |
| 1.00     | Apr 16, 2025 | Initial release.                                                                                                                                                                                                                         |

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit [www.renesas.com/contact-us/](http://www.renesas.com/contact-us/).

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit [www.renesas.com/contact-us/](http://www.renesas.com/contact-us/).

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.