

## QFN Style Solder-Down Computer On Module

- 27mm square
- 2.6mm total height
- QS family pin-compatible
- Solder-down version
- QFN type lead style
  - 1mm pitch
  - 100 pads
  - Thermal pad
- Visual solder joint inspection possible after soldering
- Single-sided assembly
- 3.3V power supply



## Key Features

- NXP i.MX 91      ARM® Cortex®-A55, 1.4 GHz  
NXP's EdgeLock® secure enclave
- RAM      512 MB LPDDR4
- ROM      4 GB eMMC
- Grade      Industrial
- Temperature      -25°C to 85°C
- Display support
  - RGB Display Interface
- Connectivity
  - 2x USB 2.0
  - Ethernet, RGMII
  - 1x eMMC/SD
  - 2x CAN-FD
  - 8x UART, 7x I²C, 8x SPI, PWM, SAI, 2x FLEXIO
  - ADC (4-channel, 12-bit), Tamper Detection
  - Up to 60x 3.3V General Purpose I/O


## OS Support

- Linux

**i.MX 91**



### i.MX 91XX Performance Acceleration and IO Domain



### EdgeLock® Secure Enclave

|        |                  |              |             |                   |               |
|--------|------------------|--------------|-------------|-------------------|---------------|
| Crypto | Tamper Detection | Secure Clock | Secure Boot | eFuse Key Storage | Random Number |
|--------|------------------|--------------|-------------|-------------------|---------------|

### QS91 – QSRZ – QSMP – Differentiating Features

|                     | <b>QS91</b><br>NXP i.MX 9131 | <b>QSRZ</b><br>Renesas RZ/G2L | <b>QSMP-1570</b><br>STM32MP157C | <b>QSMP-1350</b><br>STM32MP135C |
|---------------------|------------------------------|-------------------------------|---------------------------------|---------------------------------|
| Primary Arm® Core   | Cortex®-A55<br>1.4 GHz       | 2x Cortex®-A55<br>1.2 GHz     | 2x Cortex®-A7<br>650 MHz        | Cortex®-A7<br>650 MHz           |
| Secondary Arm® Core | -                            | Cortex®-M33<br>200 MHz        | Cortex®-M4<br>200 MHz           | -                               |
| RAM                 | 512MB<br>LPDDR4              | 512MB/1GB<br>DDR3L            | 256MB/512MB<br>DDR3L            | 256MB<br>DDR3L                  |
| ROM                 | 4 GB eMMC                    | 4 GB eMMC                     | 4 GB eMMC                       | 4 GB eMMC                       |
| Display Interface   | RGB                          | RGB + MIPI DSI                | RGB + MIPI DSI                  | RGB                             |
| GPU                 | -                            | Yes                           | Yes                             | -                               |
| Video De-/Encode    | -                            | Yes                           | -                               | -                               |
| Compatibiliy        | 27mm QS Standard Pinout      |                               |                                 |                                 |
| Temperature         | -25°C to 85°C                | -40°C to 85°C                 | -25°C to 85°C                   | -25°C to 85°C                   |






## Soldering Recommendations

Ka-Ro QSCOM modules are compatible with industrial standard reflow profile for Pb-free solders. Ka-Ro will give following recommendations for soldering the module to ensure reliable solder joint and operation of the module after soldering. Since the profile used is process and layout dependent, the optimum profile should be studied case by case. Thus following recommendations should be taken as a starting point guide.

- Refer to technical documentations of particular solder paste for reflow profile configurations
- Avoid using more than one flow.
- A 150µm stencil thickness is recommended.
- Aperture size of the stencil should be 1:1 with the pad size.
- A low residue, "no clean" solder paste should be used due to low mounted height of the component.

## Recommended stencil design




Aperture size of the stencil is 1:1 with the pad size. Four 1.7mm diameter bumps are used for each of the 4.3mm square GND pads sections giving a 50% solder paste padding. The lower component settling with this ensures that the pads at the edge are always soldered even at vertical misalignment by distortion or warping.

## Thermal Considerations

A low residue, "no clean" solder paste should be used due to low mounted height of the component. The QSCOM module consume more than 1 W of DC power. In any application where high ambient temperatures for more than a few seconds can occur, it is important that a sufficient cooling surface is provided to dissipate the heat. The thermal pad at the bottom of the module must be connected to the application board ground planes by soldering. The application board should provide a number of vias under and around the pad to conduct the produced heat to the board ground planes, and preferably to a copper surface on the other side of the board in order to conduct and spread the heat. The module internal thermal resistance should in most cases be negligible compared to the thermal resistance from the module into air, and common equations for surface area required for cooling can be used to estimate the temperature rise of the module. Only copper planes on the circuit board surfaces with a solid thermal connection to the module ground pad will dissipate heat. For an application with high load the maximum allowed ambient temperature should be reduced due to inherent heating of the module, especially with small fully plastic enclosed applications where heat transfer to ambient air is low due to low thermal conductivity of plastic. The module measured on the evaluation board exhibits a temperature rise of about 20°C above ambient temperature. An insufficiently cooled module will rapidly heat beyond operating range in ambient room temperature.



## Packaging



**PINOUT**

| PIN                             | Type | QS Standard | i.MX91<br>Pad Name | Alternate functions                                                                                    | GPIO      | Description (refer to i.MX 91 manuals for details) |
|---------------------------------|------|-------------|--------------------|--------------------------------------------------------------------------------------------------------|-----------|----------------------------------------------------|
| <b>POWER SUPPLY &amp; RESET</b> |      |             |                    |                                                                                                        |           |                                                    |
| <b>1<sup>st</sup> SPI</b>       |      |             |                    |                                                                                                        |           |                                                    |
| 1                               | 3V3  | SPIA_NSS    | SAI1_TXFS          | SAI1_TX_SYNC<br>SAI1_TX_DATA01<br><b>LPSP11_PCS0</b><br>LPUART2_DTR_B<br>MQS1_LEFT                     | GPIO1[11] | BOOT_MODE2 (i.MX93 internal pull-down)             |
| 2                               | 3V3  | SPIA_MISO   | SAI1_TXC           | SAI1_TX_BCLK<br>LPUART2_CTS_B<br><b>LPSP11_SIN</b><br>LPUART1_DSR_B<br>CAN1_RX                         | GPIO1[12] |                                                    |
| 3                               | 3V3  | SPIA_MOSI   | SAI1_RXD0          | SAI1_RX_DATA00<br>SAI1_MCLK<br><b>LPSP11_SOUT</b><br>LPUART2_DSR_B<br>MQS1_RIGHT                       | GPIO1[14] |                                                    |
| 4                               | 3V3  | SPIA_SCK    | SAI1_TXD0          | SAI1_TX_DATA00<br>LPUART2_RTS_B<br><b>LPSP11_SCK</b><br>LPUART1_DTR_B<br>CAN1_TX                       | GPIO1[13] | BOOT_MODE3 (i.MX93 internal pull-down)             |
| <b>I2C</b>                      |      |             |                    |                                                                                                        |           |                                                    |
| 5                               | 3V3  | I2CA_SCL    | I2C2_SCL           | <b>LPI2C2_SCL</b><br>I3C1_PUR<br>LPUART2_DCB_B<br>I3C1_PUR_B<br>TPM2_CH2<br>SAI1_RX_SYNC               | GPIO1[2]  |                                                    |
| 6                               | 3V3  | I2CA_SDA    | I2C2_SDA           | <b>LPI2C2_SDA</b><br>LPUART2_RIN_B<br>TPM2_CH3<br>SAI1_RX_BCLK                                         | GPIO1[3]  |                                                    |
| 7                               | 3V3  | INTA        | ENET2_MDC          | ENET2_MDC<br>LPUART4_DCB_B<br>SAI2_RX_SYNC<br>FLEXIO2_FLEXIO14                                         | GPIO4[14] |                                                    |
| 8                               | 3V3  | I2CB_SCL    | GPIO_IO29          | <b>LPI2C3_SCL</b><br>FLEXIO1_FLEXIO29                                                                  | GPIO2[29] |                                                    |
| 9                               | 3V3  | I2CB_SDA    | GPIO_IO28          | <b>LPI2C3_SDA</b><br>FLEXIO1_FLEXIO28                                                                  | GPIO2[28] |                                                    |
| 10                              | 3V3  | INTB        | ENET2_MDIO         | ENET2_MDIO<br>LPUART4_RIN_B<br>SAI2_RX_BCLK<br>FLEXIO2_FLEXIO15                                        | GPIO4[15] |                                                    |
| <b>CAN</b>                      |      |             |                    |                                                                                                        |           |                                                    |
| 11                              | 3V3  | CANA_RX     | PDM_BIT_STREAM0    | PDM_BIT_STREAM00,<br>MQS1_RIGHT<br>LPSP11_PCS1<br>TPM1_EXTCLK<br>LPTMR1_ALT2<br><b>CAN1_RX</b>         | GPIO1[9]  |                                                    |
| 12                              | 3V3  | CANA_TX     | PDM_CLK            | PDM_CLK<br>MQS1_LEFT<br>LPTMR1_ALT1<br><b>CAN1_TX</b>                                                  | GPIO1[8]  |                                                    |
| 13                              | 3V3  | CANB_RX     | SD2_DATA1          | USDHC2_DATA1<br>ENET2_1588_EVENT1_IN<br><b>CAN2_RX</b> ,<br>FLEXIO1_FLEXIO04<br>CCMSRCGPCMIX_WAIT      | GPIO3[4]  |                                                    |
| 14                              | 3V3  | CANB_TX     | SD2_DATA0          | USDHC2_DATA0<br>ENET2_1588_EVENT0_OUT<br><b>CAN2_TX</b> ,<br>FLEXIO1_FLEXIO03<br>CCMSRCGPCMIX_OBSERVE2 | GPIO3[3]  |                                                    |

| PIN             | Type | QS Standard | i.MX91<br>Pad Name | Alternate functions                                                                                       | GPIO      | Description (refer to i.MX 91 manuals for details) |
|-----------------|------|-------------|--------------------|-----------------------------------------------------------------------------------------------------------|-----------|----------------------------------------------------|
| <b>SAI</b>      |      |             |                    |                                                                                                           |           |                                                    |
| 15              | 3V3  | SAI_TX      | ENET2_RX_CTL       | ENET2_RGMII_RX_CTL<br>LPUART4_DSR_B<br><b>SAI2_TX_DATA00</b><br>FLEXIO2_FLEXIO22                          | GPIO4[22] |                                                    |
| 16              | 3V3  | SAI_RX      | ENET2_TD3          | ENET2_RGMII_TD3<br><b>SAI2_RX_DATA00</b><br>FLEXIO2_FLEXIO16                                              | GPIO4[16] |                                                    |
| 17              | 3V3  | SAI_SCK     | ENET2_TXC          | ENET2_RGMII_TXC<br>ENET2_TX_ER<br><b>SAI2_TX_BCLK</b><br>FLEXIO2_FLEXIO21                                 | GPIO4[21] |                                                    |
| 18              | 3V3  | SAI_FS      | ENET2_TX_CTL       | ENET2_RGMII_TX_CTL<br>LPUART4_DTR_B<br><b>SAI2_TX_SYNC</b><br>FLEXIO2_FLEXIO20                            | GPIO4[20] |                                                    |
| <b>ETHERNET</b> |      |             |                    |                                                                                                           |           |                                                    |
| 19              | 3V3  | ENET_RST    | SD2_CLK            | USDHC2_CLK<br>ENET1_1588_EVENT0_<br>OUT, I3C2_SDA,<br>FLEXIO1_FLEXIO01<br>CCMSRCGPCMIX_OBSERVE0           | GPIO3[1]  |                                                    |
| 20              | 3V3  | ENET_CK125  | CCM_CLK01          | CCMSRCGPCMIX_CLK01<br>FLEXIO1_FLEXIO26                                                                    | GPIO3[26] |                                                    |
| 21              | 3V3  | ENET_INT    | SD2_DATA2          | USDHC2_DATA2<br>ENET2_1588_EVENT1_OUT<br>MQS2_RIGHT,<br>FLEXIO1_FLEXIO05<br>CCMSRCGPCMIX_STOP             | GPIO3[5]  |                                                    |
| 22              | 3V3  | ENET_MDIO   | ENET1_MDIO         | ENET1_MDIO<br>LPUART3_RIN_B<br>I3C2_SDA<br>HSIOMIX_OTG_PWR1<br>FLEXIO2_FLEXIO01                           | GPIO4[1]  |                                                    |
| 23              | 3V3  | ENET_MDC    | ENET1_MDC          | ENET1_MDC<br>LPUART3_DCB_B<br>I3C2_SCL<br>HSIOMIX_OTG_ID1<br>FLEXIO2_FLEXIO00                             | GPIO4[0]  |                                                    |
| 24              | 3V3  | ENET_RXC    | ENET1_RXC          | CCM_ENET1_CLOCK_<br>GENERATE_RX_CLK<br>ENET1_RX_ER<br>FLEXIO2_FLEXIO09                                    | GPIO4[9]  |                                                    |
| 25              | 3V3  | ENET_RX_CTL | ENET1_RX_CTL       | ENET1_RGMII_RX_CTL<br>LPUART3_DSR_B<br>HSIOMIX_OTG_PWR2<br>FLEXIO2_FLEXIO08                               | GPIO4[8]  |                                                    |
| 26              | 3V3  | ENET_RXD0   | ENET1_RD0          | ENET1_RGMII_RD0<br>LPUART3_RX<br>FLEXIO2_FLEXIO10                                                         | GPIO4[10] |                                                    |
| 27              | 3V3  | ENET_RXD1   | ENET1_RD1          | ENET1_RGMII_RD1<br>LPUART3_CTS_B<br>LPTMR2_ALT1<br>FLEXIO2_FLEXIO11                                       | GPIO4[11] |                                                    |
| 28              | 3V3  | ENET_RXD2   | ENET1_RD2          | ENET1_RGMII_RD2<br>LPTMR2_ALT2<br>FLEXIO2_FLEXIO12                                                        | GPIO4[12] |                                                    |
| 29              | 3V3  | ENET_RXD3   | ENET1_RD3          | ENET1_RGMII_RD3<br>LPTMR2_ALT3<br>FLEXIO2_FLEXIO13                                                        | GPIO4[13] |                                                    |
| 30              | 3V3  | ENET_TX_CTL | ENET1_TX_CTL       | ENET1_RGMII_TX_CTL<br>LPUART3_DTR_B<br>FLEXIO2_FLEXIO06                                                   | GPIO4[6]  |                                                    |
| 31              | 3V3  | ENET_TXC    | ENET1_TXC          | CCM_ENET1_CLOCK_<br>GENERATE_TX_CLK<br>ENET1_TX_ER<br>FLEXIO2_FLEXIO07                                    | GPIO4[7]  |                                                    |
| 32              | 3V3  | ENET_TXD3   | ENET1_TD3          | ENET1_RGMII_TD3<br>CAN2_TX,<br>HSIOMIX_OTG_ID2<br>FLEXIO2_FLEXIO02                                        | GPIO4[2]  |                                                    |
| 33              | 3V3  | ENET_TXD2   | ENET1_TD2          | ENET1_RGMII_TD2<br>CCM_ENET1_CLOCK_<br>GENERATE_REF_CLK<br>CAN2_RX<br>HSIOMIX_OTG_OC2<br>FLEXIO2_FLEXIO03 | GPIO4[3]  |                                                    |



| PIN                  | Type      | QS Standard                                                                                                                                              | i.MX91 Pad Name | Alternate functions                                                                                                                | GPIO      | Description (refer to i.MX 91 manuals for details)                                     |
|----------------------|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|------------------------------------------------------------------------------------------------------------------------------------|-----------|----------------------------------------------------------------------------------------|
| 34                   | 3V3       | ENET_TXD1                                                                                                                                                | ENET1_TD1       | ENET1_RGMII_TD1<br>LPUART3_RTS_B<br>I3C2_PUR<br>HSIOMIX_OTG_OC1<br>FLEXIO2_FLEXIO04                                                | GPIO4[4]  |                                                                                        |
| 35                   | 3V3       | ENET_TXD0                                                                                                                                                | ENET1_TD0       | ENET1_RGMII_TD0<br>LPUART3_TX<br>FLEXIO2_FLEXIO05                                                                                  | GPIO4[5]  |                                                                                        |
| SD                   |           |                                                                                                                                                          |                 |                                                                                                                                    |           |                                                                                        |
| 36                   | 3V3       | SD_CD                                                                                                                                                    | SD2_DATA3       | USDHC2_DATA3<br>LPTMR2_ALT1, MQS2_LEFT<br>FLEXIO1_FLEXIO06<br>CCMSRCGPCMIX_EARLY_RESET                                             | GPIO3[6]  |                                                                                        |
| 37                   | 3V3       | SD_D1                                                                                                                                                    | SD3_DATA1       | USDHC3_DATA1<br>FLEXSPI1_A_DATA01<br>FLEXIO1_FLEXIO23                                                                              | GPIO3[23] |                                                                                        |
| 38                   | 3V3       | SD_D0                                                                                                                                                    | SD3_DATA0       | USDHC3_DATA0<br>FLEXSPI1_A_DATA00<br>FLEXIO1_FLEXIO22                                                                              | GPIO3[22] |                                                                                        |
| 39                   | 3V3       | SD_CLK                                                                                                                                                   | SD3_CLK         | USDHC3_CLK<br>FLEXSPI1_A_SCLK<br>FLEXIO1_FLEXIO20                                                                                  | GPIO3[20] |                                                                                        |
| 40                   | 3V3       | SD_CMD                                                                                                                                                   | SD3_CMD         | USDHC3_CMD<br>FLEXSPI1_A_SS0_B<br>FLEXIO1_FLEXIO21                                                                                 | GPIO3[21] |                                                                                        |
| 41                   | 3V3       | SD_D3                                                                                                                                                    | SD3_DATA3       | USDHC3_DATA3<br>FLEXSPI1_A_DATA03<br>FLEXIO1_FLEXIO25                                                                              | GPIO3[25] |                                                                                        |
| 42                   | 3V3       | SD_D2                                                                                                                                                    | SD3_DATA2       | USDHC3_DATA2<br>FLEXSPI1_A_DATA02<br>FLEXIO1_FLEXIO24                                                                              | GPIO3[24] |                                                                                        |
| USB                  |           |                                                                                                                                                          |                 |                                                                                                                                    |           |                                                                                        |
| 43                   | analog    | USBA_VBUS                                                                                                                                                | USB2_VBUS       |                                                                                                                                    |           | USB supply voltage input.<br>4K7 / 10K voltage divider is used to drive USB2_VBUS@3.3V |
| 44                   | analog    | USBA_DN                                                                                                                                                  | USB2_D_N        |                                                                                                                                    |           |                                                                                        |
| 45                   | analog    | USBA_DP                                                                                                                                                  | USB2_D_P        |                                                                                                                                    |           |                                                                                        |
| 46                   | analog    | USBB_VBUS                                                                                                                                                | USB1_VBUS       |                                                                                                                                    |           | USB supply voltage input.<br>4K7 / 10K voltage divider is used to drive USB1_VBUS@3.3V |
| 47                   | analog    | USBB_DN                                                                                                                                                  | USB1_D_N        |                                                                                                                                    |           |                                                                                        |
| 48                   | analog    | USBB_DP                                                                                                                                                  | USB1_D_P        |                                                                                                                                    |           |                                                                                        |
| POWER SUPPLY & RESET |           |                                                                                                                                                          |                 |                                                                                                                                    |           |                                                                                        |
| 49                   | VIN       | 3.3V power supply input                                                                                                                                  |                 |                                                                                                                                    |           |                                                                                        |
| 50                   |           |                                                                                                                                                          |                 |                                                                                                                                    |           |                                                                                        |
| 51                   | POR       | PMIC reset input pin. Pulled to LDO1 (1.8V) power rail by an onboard 10K resistor.<br>Asserted low, PMIC performs reset. Leave unconnected, if not used. |                 |                                                                                                                                    |           |                                                                                        |
| 52                   | BOOT_MODE |                                                                                                                                                          |                 |                                                                                                                                    |           | L: Boot from FLASH<br>H: Boot from UART                                                |
| DISPLAY              |           |                                                                                                                                                          |                 |                                                                                                                                    |           |                                                                                        |
| 53                   | 3V3       | LCD_DE                                                                                                                                                   | GPIO_IO01       | LPI2C3_SCL<br>MEDIAMIX_CAM_DATA00<br><b>MEDIAMIX_DISP_DE</b><br>LPSP16_SIN, LPUART5_RX<br>LPI2C5_SCL,<br>FLEXIO1_FLEXIO01          | GPIO2[1]  |                                                                                        |
| 54                   | 3V3       | LCD_VSYNC                                                                                                                                                | GPIO_IO02       | LPI2C4_SDA<br>MEDIAMIX_CAM_VSYNC<br><b>MEDIAMIX_DISP_VSYNC</b><br>LPSP16_SOUT,<br>LPUART5_CTS_B<br>LPI2C6_SDA,<br>FLEXIO1_FLEXIO02 | GPIO2[2]  |                                                                                        |

| PIN | Type | QS Standard | i.MX91 Pad Name | Alternate functions                                                                                                                  | GPIO                | Description (refer to i.MX 91 manuals for details) |
|-----|------|-------------|-----------------|--------------------------------------------------------------------------------------------------------------------------------------|---------------------|----------------------------------------------------|
| 55  | 3V3  | LCD_HSYNC   | GPIO_IO03       | LPI2C4_SCL<br>MEDIAMIX_CAM_HSYNC<br><b>MEDIAMIX_DISP_HSYNC</b><br>LPSP16_SCK<br>LPUART5_RTS_B<br>LPI2C6_SCL<br>FLEXIO1_FLEXIO03      | GPIO2[3]            |                                                    |
| 56  | 3V3  | LCD_CLK     | GPIO_IO00       | LPI2C3_SDA<br>MEDIAMIX_CAM_CLK<br><b>MEDIAMIX_DISP_CLK</b><br>LPSP16_PCS0<br>LPUART5_TX<br>LPI2C5_SDA<br>FLEXIO1_FLEXIO00            | GPIO2[0]            |                                                    |
| 57  | 3V3  | LCD_R1      | GPIO_IO21       | SAI3_TX_DATA00, PDM_CLK<br><b>MEDIAMIX_DISP_DATA17</b><br>LPSP15_SCK<br>LPSP14_SCK<br>TPM4_CH1<br>SAI3_RX_BCLK                       | GPIO2[21]           |                                                    |
| 58  | 3V3  | LCD_R2      | GPIO_IO22       | USDHC3_CLK, SPDIF_IN<br><b>MEDIAMIX_DISP_DATA18</b><br>TPM5_CH1<br>TPM6_EXTCLK<br>LPI2C5_SDA<br>FLEXIO1_FLEXIO22                     | GPIO2[22]<br>10K-PU |                                                    |
| 59  | 3V3  | LCD_R3      | GPIO_IO23       | USDHC3_CMD, SPDIF_OUT<br><b>MEDIAMIX_DISP_DATA19</b><br>TPM6_CH1<br>LPI2C5_SCL<br>FLEXIO1_FLEXIO23                                   | GPIO2[23]           |                                                    |
| 60  | 3V3  | LCD_R4      | GPIO_IO24       | FLEXIO1_FLEXIO24<br>LPSP16_PCS1<br>USDHC3_DATA0<br>TPM3_CH3<br><b>MEDIAMIX_DISP_DATA20</b><br>JTAG_MUX_TDO                           | GPIO2[24]           |                                                    |
| 61  | 3V3  | LCD_R5      | GPIO_IO25       | USDHC3_DATA1<br>CAN2_TX<br><b>MEDIAMIX_DISP_DATA21</b><br>TPM4_CH3<br>JTAG_MUX_TCK<br>LPSP17_PCS1<br>FLEXIO1_FLEXIO25                | GPIO2[25]           |                                                    |
| 62  | 3V3  | LCD_R6      | GPIO_IO26       | LPSP18_PCS1<br>USDHC3_DATA2<br>TPM5_CH3<br><b>MEDIAMIX_DISP_DATA22</b><br>SAI3_TX_SYNC<br>PDM_BIT_STREAM01<br>JTAG_MUX_TDI           | GPIO2[26]           |                                                    |
| 63  | 3V3  | LCD_R7      | GPIO_IO27       | USDHC3_DATA3, CAN2_RX<br><b>MEDIAMIX_DISP_DATA23</b><br>TPM6_CH3<br>JTAG_MUX_TMS<br>LPSP15_PCS1<br>FLEXIO1_FLEXIO27                  | GPIO2[27]           |                                                    |
| 64  | 3V3  | LCD_G2      | GPIO_IO14       | LPUART3_TX<br>MEDIAMIX_CAM_DATA06<br><b>MEDIAMIX_DISP_DATA10</b><br>LPSP18_SOUT<br>LPUART8_CTS_B<br>LPUART4_TX<br>FLEXIO1_FLEXIO14   | GPIO2[14]           |                                                    |
| 65  | 3V3  | LCD_G3      | GPIO_IO15       | LPUART3_RX<br>MEDIAMIX_CAM_DATA07<br><b>MEDIAMIX_DISP_DATA11</b><br>LPSP18_SCK<br>LPUART8_RTS_B<br>LPUART4_RX<br>FLEXIO1_FLEXIO15    | GPIO2[15]           |                                                    |
| 66  | 3V3  | LCD_G4      | GPIO_IO16       | FLEXIO1_FLEXIO16<br>LPUART3_CTS_B<br>LPUART4_CTS_B<br>LPSP14_PCS2<br><b>MEDIAMIX_DISP_DATA12</b><br>SAI3_TX_BCLK<br>PDM_BIT_STREAM02 | GPIO2[16]           |                                                    |

| PIN                    | Type | QS Standard | i.MX91 Pad Name | Alternate functions                                                                                                                  | GPIO      | Description (refer to i.MX 91 manuals for details) |
|------------------------|------|-------------|-----------------|--------------------------------------------------------------------------------------------------------------------------------------|-----------|----------------------------------------------------|
| 67                     | 3V3  | LCD_G5      | GPIO_IO17       | FLEXIO1_FLEXIO17<br>LPUART3_RTS_B<br>LPUART4_RTS_B<br>LPSP14_PCS1<br>MEDIAMIX_CAM_DATA08<br><b>MEDIAMIX_DISP_DATA13</b><br>SAI3_MCLK | GPIO2[17] |                                                    |
| 68                     | 3V3  | LCD_G6      | GPIO_IO18       | SAI3_RX_BCLK<br>MEDIAMIX_CAM_DATA09<br><b>MEDIAMIX_DISP_DATA14</b><br>LPSP15_PCS0<br>LPSP14_PCS0<br>TPM5_CH2<br>FLEXIO1_FLEXIO18     | GPIO2[18] |                                                    |
| 69                     | 3V3  | LCD_G7      | GPIO_IO19       | SAI3_RX_SYNC<br>PDM_BIT_STREAM03<br><b>MEDIAMIX_DISP_DATA15</b><br>LPSP15_SIN<br>LPSP14_SIN<br>TPM6_CH2, SAI3_TX_DATA00              | GPIO2[19] |                                                    |
| 70                     | 3V3  | LCD_B1      | GPIO_IO05       | FLEXIO1_FLEXIO05<br>LPUART6_RX<br>LPSP17_SIN<br>TPM4_CH0<br><b>MEDIAMIX_DISP_DATA01</b><br>LPI2C6_SCL<br>PDM_BIT_STREAM00            | GPIO2[5]  |                                                    |
| 71                     | 3V3  | LCD_B2      | GPIO_IO06       | FLEXIO1_FLEXIO06<br>LPUART6_CTS_B<br>LPSP17_SOUT<br>TPM5_CH0<br><b>MEDIAMIX_DISP_DATA02</b><br>LPI2C7_SDA<br>PDM_BIT_STREAM01        | GPIO2[6]  |                                                    |
| 72                     | 3V3  | LCD_B3      | GPIO_IO07       | FLEXIO1_FLEXIO07<br>LPUART6_RTS_B<br>LPSP13_PCS1<br>LPSP17_SCK<br>MEDIAMIX_CAM_DATA01<br><b>MEDIAMIX_DISP_DATA03</b><br>LPI2C7_SCL   | GPIO2[7]  |                                                    |
| 73                     | 3V3  | LCD_B4      | GPIO_IO08       | LPSP13_PCS0<br>MEDIAMIX_CAM_DATA02<br><b>MEDIAMIX_DISP_DATA04</b><br>TPM6_CH0<br>LPUART7_TX<br>LPI2C7_SDA,<br>FLEXIO1_FLEXIO08       | GPIO2[8]  |                                                    |
| 74                     | 3V3  | LCD_B5      | GPIO_IO09       | LPSP13_SIN<br>MEDIAMIX_CAM_DATA03<br><b>MEDIAMIX_DISP_DATA05</b><br>TPM3_EXTCLK<br>LPUART7_RX<br>LPI2C7_SCL<br>FLEXIO1_FLEXIO09      | GPIO2[9]  |                                                    |
| 75                     | 3V3  | LCD_B6      | GPIO_IO10       | LPSP13_SOUT<br>MEDIAMIX_CAM_DATA04<br><b>MEDIAMIX_DISP_DATA06</b><br>TPM4_EXTCLK<br>LPUART7_CTS_B<br>LPI2C8_SDA<br>FLEXIO1_FLEXIO10  | GPIO2[10] |                                                    |
| 76                     | 3V3  | LCD_B7      | GPIO_IO11       | LPSP13_SCK<br>MEDIAMIX_CAM_DATA05<br><b>MEDIAMIX_DISP_DATA07</b><br>TPM5_EXTCLK<br>LPUART7_RTS_B<br>LPI2C8_SCL<br>FLEXIO1_FLEXIO11   | GPIO2[11] |                                                    |
| <b>Display Control</b> |      |             |                 |                                                                                                                                      |           |                                                    |
| 77                     | 3V3  | LCD_EN      | ENET2_RD1       | ENET2_RGMII_RD1<br>SPDIF_IN<br>SAI2_TX_DATA03<br>FLEXIO2_FLEXIO25                                                                    | GPIO4[25] |                                                    |
| 78                     | 3V3  | LCD_BL      | UART1_TXD       | LPUART1_TX<br>S400_UART_TX<br>LPSP12_PCS0<br><b>TPM1_CH1</b>                                                                         | GPIO1[5]  | PWM Output                                         |

| PIN                        | Type | QS Standard | i.MX91<br>Pad Name | Alternate functions                                                                                                           | GPIO      | Description (refer to i.MX 91 manuals for details)                    |
|----------------------------|------|-------------|--------------------|-------------------------------------------------------------------------------------------------------------------------------|-----------|-----------------------------------------------------------------------|
| <b>MISC</b>                |      |             |                    |                                                                                                                               |           |                                                                       |
| 79                         | 3V3  | LCD_R0      | GPIO_IO20          | SAI3_RX_DATA00<br>PDM_BIT_STREAM00<br><b>MEDIAMIX_DISP_DATA16</b><br>LPSP15_SOUT LPSP14_SOUT,<br>TPM3_CH1<br>FLEXIO1_FLEXIO20 | GPIO2[20] |                                                                       |
| 80                         | 3V3  | LCD_G0      | ENET2_RD2          | ENET2_RGMII_RD2<br>LPUART4_CTS_B, SAI2_MCLK<br>MQS2_RIGHT,<br>FLEXIO2_FLEXIO26                                                | GPIO4[26] |                                                                       |
| 81                         | 3V3  | LCD_G1      | ENET2_RD3          | ENET2_RGMII_RD3<br>SPDIF_OUT, SPDIF_IN<br>MQS2_LEFT,<br>FLEXIO2_FLEXIO27                                                      | GPIO4[27] |                                                                       |
| 82                         | 3V3  | LCD_B0      | GPIO_IO04          | TPM3_CH0, PDM_CLK<br><b>MEDIAMIX_DISP_DATA00</b><br>LPSP17_PCS0, LPUART6_TX<br>LPI2C6_SDA,<br>FLEXIO1_FLEXIO04                | GPIO2[4]  |                                                                       |
| <b>Tamper &amp; Analog</b> |      |             |                    |                                                                                                                               |           |                                                                       |
| 83                         |      |             | ADC_IN0            |                                                                                                                               |           |                                                                       |
| 84                         |      |             | ADC_IN1            |                                                                                                                               |           |                                                                       |
| 85                         |      |             | ADC_IN2            |                                                                                                                               |           |                                                                       |
| 86                         |      |             | ADC_IN3            |                                                                                                                               |           |                                                                       |
| 87                         |      |             | TAMPER0            |                                                                                                                               |           |                                                                       |
| 88                         |      |             | TAMPER1            |                                                                                                                               |           |                                                                       |
| <b>UART</b>                |      |             |                    |                                                                                                                               |           |                                                                       |
| 89                         | 3V3  | UARTA_RXD   | ENET2_RD0          | ENET2_RGMII_RD0<br><b>LPUART4_RX</b><br>SAI2_TX_DATA02<br>FLEXIO2_FLEXIO24                                                    | GPIO4[24] | 1 <sup>st</sup> application UART Receive Data input signal            |
| 90                         | 3V3  | UARTA_TXD   | ENET2_TD0          | ENET2_RGMII_TD0<br><b>LPUART4_TX</b><br>SAI2_RX_DATA03<br>FLEXIO2_FLEXIO19                                                    | GPIO4[19] | 1 <sup>st</sup> application UART Transmit Data output signal          |
| 91                         | 3V3  | UARTB_RXD   | GPIO_IO13          | FLEXIO1_FLEXIO13<br><b>LPUART8_RX</b><br>LPSP18_SIN<br>TPM4_CH2<br>MEDIAMIX_DISP_DATA09<br>LPI2C8_SCL<br>PDM_BIT_STREAM03     | GPIO2[13] | 2 <sup>nd</sup> application UART Receive Data input signal            |
| 92                         | 3V3  | UARTB_TXD   | GPIO_IO12          | <b>LPUART8_TX</b><br>LPSP18_PCS0<br>TPM3_CH2<br>MEDIAMIX_DISP_DATA08<br>SAI3_RX_SYNC<br>LPI2C8_SDA<br>PDM_BIT_STREAM02        | GPIO2[12] | 2 <sup>nd</sup> application UART Transmit Data output signal          |
| 93                         | 3V3  | UARTC_RXD   | DAP_TDI            | FLEXIO2_FLEXIO30<br><b>LPUART5_RX</b><br>CAN2_TX<br>MQS2_LEFT<br>JTAG_MUX_TDI                                                 | GPIO3[28] | 3 <sup>rd</sup> application UART Receive Data input signal            |
| 94                         | 3V3  | UARTC_TXD   | DAP_TDO_TRACESWO   | FLEXIO1_FLEXIO31<br><b>LPUART5_TX</b><br>CAN2_RX<br>MQS2_RIGHT<br>JTAG_MUX_TDO                                                | GPIO3[31] | 3 <sup>rd</sup> application UART Transmit Data output signal          |
| 95                         | 3V3  | UARTC_CTS   | DAP_TCLK_SWCLK     | FLEXIO1_FLEXIO30<br><b>LPUART5_CTS_B</b><br>JTAG_MUX_TCK                                                                      | GPIO3[30] | 3 <sup>rd</sup> application UART Clear to Send <b>input</b> signal    |
| 96                         | 3V3  | UARTC_RTS   | DAP_TMS_SWDIO      | FLEXIO2_FLEXIO31<br><b>LPUART5_RTS_B</b><br>JTAG_MUX_TMS                                                                      | GPIO3[29] | 3 <sup>rd</sup> application UART Request to Send <b>output</b> signal |

| PIN                       | Type | QS Standard | i.MX91<br>Pad Name | Alternate functions                                                                                           | GPIO      | Description (refer to i.MX 91 manuals for details) |
|---------------------------|------|-------------|--------------------|---------------------------------------------------------------------------------------------------------------|-----------|----------------------------------------------------|
| <b>2<sup>nd</sup> SPI</b> |      |             |                    |                                                                                                               |           |                                                    |
| 97                        | 3V3  | SPIB_NSS    | PDM_BIT_STREAM1    | <b>LPSP12_PCS1</b><br>TPM2_EXTCLK<br>PDM_BIT_STREAM01<br>CCMSRCGPCMIX_EXT_CLK1<br>LPTMR1_ALT3<br>NMI_GLUE_NMI | GPIO1[10] |                                                    |
| 98                        | 3V3  | SPIB_MISO   | UART1_RXD          | LPUART1_RX, S400_UART_RX<br><b>LPSP12_SIN</b> , TPM1_CH0                                                      | GPIO1[4]  |                                                    |
| 99                        | 3V3  | SPIB_MOSI   | UART2_RXD          | LPUART2_RX<br>LPUART1_CTS_B<br><b>LPSP12_SOUT</b><br>TPM1_CH2<br>SAI1_MCLK                                    | GPIO1[6]  |                                                    |
| 100                       | 3V3  | SPIB_SCK    | UART2_TXD          | LPUART2_TX,<br>LPUART1_RTS_B<br><b>LPSP12_SCK</b> , TPM1_CH3                                                  | GPIO1[7]  |                                                    |