

NB4N527SMNEVB

Evaluation Board User's Manual for NB4N527S



ON Semiconductor®

<http://onsemi.com>

EVAL BOARD USER'S MANUAL

INTRODUCTION

ON Semiconductor has developed an evaluation board for the NB4N527S device as a convenience for the customers interested in performing their own device engineering assessment. This board provides a high bandwidth 50 Ω controlled impedance environment. The pictures in Figure 1 show the top and bottom view of the evaluation board, which can be configured in several different ways.


This evaluation board manual contains:

- Information on 16-lead QFN Evaluation Board
- Assembly Instructions
- Appropriate Lab Setup
- Bill of Materials


This manual should be used in conjunction with the NB4N527S device data sheet, which contains full technical details on the device specifications and operation.

Board Lay-Up

The 16-lead QFN evaluation board is implemented in four layers with split (dual) power supplies (Figure 2, Evaluation Board Lay-up). For standard lab setup, a split (dual) power supply is essential to enable the 50 Ω internal impedance in the oscilloscope as a device termination. The first layer or primary trace layer is 0.005, thick Rogers RO6002 material, which is designed to have equal electrical length on all signal traces from the device under the test (DUT) to the sense output. The second layer is the 1.0 oz. copper ground plane. The FR4 dielectric material is placed between the second and third layer, and between the third and fourth layer. The third layer is also a 1.0 oz copper ground plane. The fourth layer is the secondary trace layer.



Top View



Bottom View

Figure 1. Top and Bottom View of the 16 QFN Evaluation Board

NB4N527SMNEVB

Top / DUT Side	Rogers 6002 1/2 OZ Copper	T _w =	0.022
	Dielectric=	0.010	
GND	Rogers 6002 1 OZ Copper		
	Min. Adjust	0.025	
SIGNAL DUT GND	FR4 1 OZ Copper		
	Dielectric=	0.010	
Bottom / Tester Side	FR4 1/2 OZ Copper		

Figure 2. Evaluation Board Lay-up

Connecting Power and Ground Planes

Top side of the evaluation board has the four surfaces mount test point clips labeled V_{CC}, V_{EE}, SMA_GND, and DUT_GND. DUT_GND is connected to the exposed flag of the QFN package. For proper operation, the exposed flag is recommended to be **ELECTRICALLY** left floating or tied

to V_{EE}, but must be **THERMALLY** connected to a sufficient heat conduit such as a thermal plane. Exact supply voltage values that need to be applied can be found in Table 1 and Figures 4 and 5.

Table 1. Power Supply Levels

Power Supply Span	V _{CC}	V _{EE}	SMA_GND	DUT_GND
3.0 V	1.75 V	-1.25 V	0 V	Float or V _{EE}
3.3 V	2.05 V	-1.25 V	0 V	Float or V _{EE}
3.6 V	2.35 V	-1.25 V	0 V	Float or V _{EE}

Stimulus (Generator) Termination

All ECL outputs need to be terminated to V_{TT} (V_{TT} = V_{CC} -2.0 V = GND) via a 50 Ω resistor. The current board design utilizes the internal resistors and the V_{TDx} pins are wired to ground. (More information on termination is provided in AN8020). If evaluation does not require use of internal termination resistors, 0402 chip resistor pads are provided on the bottom side of the evaluation board. The jumper wires of the V_{TDx} pin pads should be removed (J1, J4, J13 and J15 to SMA_GND jumper). Solder the chip resistors to the bottom side of the board between the appropriate input of the device pin pads and the ground pads (for split power supply setup).

Likewise for CML outputs, CML stimulus signal need to be terminated to V_{CC} via a 50 Ω resistor. If internal resistors are used, the V_{TDx} pin pads should be wired to V_{CC}. To accomplish this configuration, the jumper wire has to be moved from SMA_GND ring to V_{CC} ring on the bottom of the board.

For the LVDS configuration, V_{TDx} pin pads of the D0 or D1 input has to be shorted to form 100 Ω across differential lines. This configuration is accomplished by moving the jumper wire from SMA_GND ring to complementary V_{TDx} pin pad (example: VTD0 and VTD0b for D0 input and VTD1 and VTD1b for D1 input).

DUT Termination

For standard lab setup and test, a split (dual) power supply is required enabling the 50 Ω internal impedance in the oscilloscope to be used as a termination of the signals (in split power supply setup SMA_GND is the system ground, V_{CC} is varied, and V_{EE} is -1.25 V; see Table 1, Power Supply Levels).

Board Components Configuration

The NB4N527SMNEVB evaluation board requires eight side SMA connectors. Placement locations are described in Table 2 and Figure 3.

Table 2. SMA Connectors and Jumpers Placement

Device	J1	J2	J3	J4	J5	J6	J7	J8	J9	J10	J11	J12	J13	J14	J15	J16
Pin #	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Connector	No	Yes	Yes	No	No	No	No	No	Yes	Yes	Yes	No	No	Yes	Yes	No
Wire	SMA_GND	No	No	SMA_GND	V _{EE}	No	No	V _{CC}	No	No	No	No	SMA_GND	No	No	SMA_GND

NB4N527SMNEVB




Figure 3. Components Placement

NB4N527SMNEVB




Figure 4. Lab Setup for NB4N527S




Figure 5. Simplified Equipment Lab Setup Block Diagram

1. Connect appropriate power supplies to V_{CC}, V_{EE}, SMA_GND, and SMA_DUT.
2. Connect a signal generator to the input SMA connectors. Setup input signal according to the device data sheet.

3. Connect a test measurement device on the device output SMA connectors.

NOTE: The test measurement device must contain 50 Ω termination.


NB4N527SMNEVB

Table 3. Bill of Materials


Components	Manufacturer	Description	Part Number	Qty.	Web Site
SMA Connector	Johnson* Rosenberger	SMA Connector, Side Launch, Gold Plated	142-0701-851 32K243-40ME3	8	http://www.johnsoncomponents.com http://www.rosenbergerna.com
Surface Mount Test Points	Keystone*	SMT Miniature Test Point	5015	4	http://www.keyelco.com
Chip Capacitor	AVC Corporation*	0603 0.01 μ F $\pm$ 10% 10 μ F $\pm$ 10%	06035C103KAT2A	4	http://www.avxcorp.com
			T491C106K016AS	2	
Chip Resistor	Panasonic*	0402 50 Ω $\pm$ 1% Presicion Thick Film Chip Resistor	ERJ-2RKF49R9X	Optional**	http://www.panasonic.com
Evaluation Board	ON Semiconductor	QFN 16 Evaluation Board	ECLQFN16EVB	1	http://www.onsemi.com
Device Samples	ON Semiconductor	QFN 16 Package Device	NB4N527SMN	1	http://www.onsemi.com

*Components are available through most distributors, i.e. www.newark.com, www.Digikey.com

NB4N527SMNEVB




Top Layer




Second Layer (SMA_GND Plane)

Figure 6. Gerber Files

NB4N527SMNEVB



Third Layer (DUT_GND Trace)



Bottom Layer

Figure 7. Gerber Files

onsemi, **onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

The evaluation board/kit (research and development board/kit) (hereinafter the "board") is not a finished product and is not available for sale to consumers. The board is only intended for research, development, demonstration and evaluation purposes and will only be used in laboratory/development areas by persons with an engineering/technical training and familiar with the risks associated with handling electrical/mechanical components, systems and subsystems. This person assumes full responsibility/liability for proper and safe handling. Any other use, resale or redistribution for any other purpose is strictly prohibited.

THE BOARD IS PROVIDED BY ONSEMI TO YOU "AS IS" AND WITHOUT ANY REPRESENTATIONS OR WARRANTIES WHATSOEVER. WITHOUT LIMITING THE FOREGOING, ONSEMI (AND ITS LICENSORS/SUPPLIERS) HEREBY DISCLAIMS ANY AND ALL REPRESENTATIONS AND WARRANTIES IN RELATION TO THE BOARD, ANY MODIFICATIONS, OR THIS AGREEMENT, WHETHER EXPRESS, IMPLIED, STATUTORY OR OTHERWISE, INCLUDING WITHOUT LIMITATION ANY AND ALL REPRESENTATIONS AND WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, NON-INFRINGEMENT, AND THOSE ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE CUSTOM OR TRADE PRACTICE.

onsemi reserves the right to make changes without further notice to any board.

You are responsible for determining whether the board will be suitable for your intended use or application or will achieve your intended results. Prior to using or distributing any systems that have been evaluated, designed or tested using the board, you agree to test and validate your design to confirm the functionality for your application. Any technical, applications or design information or advice, quality characterization, reliability data or other services provided by **onsemi** shall not constitute any representation or warranty by **onsemi**, and no additional obligations or liabilities shall arise from **onsemi** having provided such information or services.

onsemi products including the boards are not designed, intended, or authorized for use in life support systems, or any FDA Class 3 medical devices or medical devices with a similar or equivalent classification in a foreign jurisdiction, or any devices intended for implantation in the human body. You agree to indemnify, defend and hold harmless **onsemi**, its directors, officers, employees, representatives, agents, subsidiaries, affiliates, distributors, and assigns, against any and all liabilities, losses, costs, damages, judgments, and expenses, arising out of any claim, demand, investigation, lawsuit, regulatory action or cause of action arising out of or associated with any unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of any products and/or the board.

This evaluation board/kit does not fall within the scope of the European Union directives regarding electromagnetic compatibility, restricted substances (RoHS), recycling (WEEE), FCC, CE or UL, and may not meet the technical requirements of these or other related directives.

FCC WARNING – This evaluation board/kit is intended for use for engineering development, demonstration, or evaluation purposes only and is not considered by **onsemi** to be a finished end product fit for general consumer use. It may generate, use, or radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment may cause interference with radio communications, in which case the user shall be responsible, at its expense, to take whatever measures may be required to correct this interference.

onsemi does not convey any license under its patent rights nor the rights of others.

LIMITATIONS OF LIABILITY: **onsemi** shall not be liable for any special, consequential, incidental, indirect or punitive damages, including, but not limited to the costs of requalification, delay, loss of profits or goodwill, arising out of or in connection with the board, even if **onsemi** is advised of the possibility of such damages. In no event shall **onsemi**'s aggregate liability from any obligation arising out of or in connection with the board, under any theory of liability, exceed the purchase price paid for the board, if any.

The board is provided to you subject to the license and other terms per **onsemi**'s standard terms and conditions of sale. For more information and documentation, please visit www.onsemi.com.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales