

## CMX994 / CMX994A (lower power options) / CMX994E (enhanced performance) / CMX994G (enhanced performance)

D/994\_994A\_994E\_994G/7 November 2020

### DATASHEET

Provisional


## Features

- **Direct conversion receiver family**
  - CMX994 - Standard and low power mode
  - CMX994A - Standard and additional low power modes
  - CMX994E - Enhanced, standard and low power modes
  - CMX994G - Enhanced, 30MHz guaranteed performance
- **Rx single conversion to zero IF, near-zero IF or low IF; zero IF eliminates image responses**
- **Very high mixer IIP2 for practical zero IF receiver**
- **100MHz to 1GHz I/Q demodulator (CMX994A/E/G)**  
**100MHz to 940MHz I/Q demodulator (CMX994)**  
**Extended operation down to 30MHz and up to 1.218GHz**
- **LNA with gain control**
- **Local Oscillator**
  - LO synthesiser
  - VCO negative resistance amplifier
  - Rx LO divide by 2, 4 or 6 modes
  - Tx LO Output with divide by 1, 2, 4, or 6 modes

- **Precise filtering with 1:2:4 bandwidth select control**
- **3.0V – 3.6V Low power Operation**
- **Small size 40-pin VQFN Package**

## Applications

- **Analogue/digital multi-mode radio**
- **Software Defined Radio (SDR)**
- **Data telemetry modems**
- **Satellite communications**
- **Constant envelope and linear modulation**
- **Rx function compatible with CMX998 Cartesian Feedback Loop Transmitter**
- **Narrowband e.g. 25kHz, 12.5kHz, 6.25kHz**
- **Wideband Data e.g. >1MHz bandwidth**



## 1 Brief Description

The CMX994/CMX994A/CMX994E/CMX994G is a family of direct conversion receiver ICs with PowerTrade™, the ability to dynamically select power vs. performance modes to optimise operating trade-offs. All four devices include a broadband LNA with gain control followed by a high dynamic range, very high IIP2, I/Q demodulator. The receiver baseband section includes amplifiers and precise, configurable bandwidth, baseband filter stages. LO generation is provided by an integer-N PLL and a VCO negative resistance amplifier; an external LO may also be used. LO dividers are provided for flexible multi-band operation. The devices operate from a single 3.3V supply over a temperature range of –40°C to +85°C and are available in a small 40-pin VQFN (Q4) package.

Relative to the CMX994 the CMX994A enables a significant reduction in power by allowing LO phase correction to be turned off. A further reduction is possible by disabling either the I or Q channel in a channel monitoring mode. The CMX994E includes all the features of the CMX994A and adds an enhanced performance mode for improved intermodulation in the receive mixers. The CMX994G has been introduced for radios operating down to 30MHz with guaranteed down-converter performance. **Throughout this datasheet, descriptions and features for the CMX994E also apply to the CMX994G, unless otherwise stated.**

## CONTENTS

<u>Section</u>		<u>Page</u>
<b>1</b>	<b>Brief Description .....</b>	<b>1</b>
<b>2</b>	<b>History .....</b>	<b>5</b>
<b>3</b>	<b>Block Diagram .....</b>	<b>6</b>
<b>4</b>	<b>Pin and Signal List .....</b>	<b>7</b>
4.1	Signal Definitions.....	8
4.2	Connection of Unused Pins .....	8
<b>5</b>	<b>External Components.....</b>	<b>9</b>
5.1	Power Supply and Decoupling.....	9
5.2	Receiver .....	10
5.2.1	LNA .....	10
5.2.2	Mixers and Baseband Section .....	13
5.3	Local Oscillator .....	15
5.3.1	Local Oscillator Input.....	15
5.3.2	VCO and PLL .....	15
5.4	RESETN .....	17
<b>6</b>	<b>General Description .....</b>	<b>18</b>
6.1	General Operation.....	19
6.1.1	Rx/Tx Enable .....	19
6.2	Receiver Operation.....	19
6.2.1	DC Offset Correction .....	19
6.2.2	Receiver Filters and Bandwidth Options .....	20
6.2.3	Baseband Filter Design and Required Correction.....	21
6.2.4	Operation at Wider Bandwidths.....	22
6.3	Local Oscillator Operation .....	22
6.3.1	PLL .....	23
6.3.2	PLL Enable.....	24
<b>7</b>	<b>C-BUS Interface and Register Descriptions .....</b>	<b>25</b>
7.1	General Reset: \$10 (no data).....	26
7.2	General Control Register .....	27
7.2.1	General Control: \$11 - 8-bit write only .....	27
7.2.2	General Control: \$E1 - 8-bit read only.....	27
7.3	Rx Control Register .....	28
7.3.1	Rx Control: \$12 – 8-bit write only .....	28
7.3.2	Rx Control: \$E2 – 8-bit read only.....	28
7.4	Rx Offset Register .....	29
7.4.1	Rx Offset: \$13 – 8-bit write only.....	29
7.4.2	Rx Offset: \$E3 - 8-bit Read only.....	29
7.5	LNA Intermodulation Control Register.....	30
7.5.1	LNA IM Control: \$14 – 8-bit write only.....	30
7.5.2	LNA IM Control: \$E4 – 8-bit read only.....	30
7.6	Options Control Register – CMX994A and CMX994E only .....	31
7.6.1	Options Control: \$15 – 8-bit write only.....	31
7.6.2	Options Control: \$E5 – 8-bit read only.....	31
7.7	Rx Gain Register .....	32
7.7.1	Rx Gain: \$16 – 8-bit write only .....	32
7.7.2	Rx Gain: \$E6 – 8-bit read only .....	32
7.8	Extended Rx Offset Register – CMX994A and CMX994E only .....	33

7.8.1	Extended Rx Offset: \$17 – 16-bit write only.....	33
7.8.2	Extended Rx Offset: \$E7 – 16-bit read only.....	33
7.9	PLL M Divider Register.....	34
7.9.1	PLL M Divider: \$22 - \$20 – 8-bit write only .....	34
7.9.2	PLL M Divider: \$D2-\$D0 – 8-bit read only .....	34
7.10	PLL R Divider Register.....	35
7.10.1	PLL R Divider: \$24 - \$23 – 8-bit write only .....	35
7.10.2	PLL R Divider: \$D4-\$D3 – 8-bit read only .....	35
7.11	VCO Control Register.....	36
7.11.1	VCO Control: \$25 - 8-bit write only .....	36
7.11.2	VCO Control: \$D5 - 8-bit read only.....	36
<b>8</b>	<b>Application Notes .....</b>	<b>37</b>
8.1	Typical Receiver Performance .....	37
8.1.1	System Performance .....	37
8.1.2	DC Offsets.....	38
8.1.3	Gain Control .....	40
8.1.4	LNA Intermodulation Optimisation .....	43
8.1.5	Low Power Mode .....	44
8.1.6	I/Q Filter Response.....	44
8.1.7	Baseband Intermodulation.....	45
8.1.8	LO Pulling.....	45
8.1.9	Rx Mixer Output (Broadband Operation).....	46
8.1.10	Power Saving Modes .....	47
8.1.11	Spurious Responses.....	47
8.2	Operation Below 100MHz .....	48
8.3	Operation 1GHz to 1.218GHz .....	48
8.4	Transmitter LO Output .....	50
8.5	Modem Solutions .....	51
8.6	Zero IF, near-zero IF and low IF I/Q architectures .....	51
<b>9</b>	<b>Performance Specification .....</b>	<b>53</b>
9.1	Electrical Performance .....	53
9.1.1	Absolute Maximum Ratings .....	53
9.1.2	Operating Limits .....	53
9.1.3	Operating Characteristics .....	54
9.2	Packaging.....	64

<u>Table</u>	<u>Page</u>
Table 1 Definition of Power Supply and Reference Voltages .....	8
Table 2 Decoupling Components .....	9
Table 3 LNA $S_{11}$ and $S_{22}$ Impedances and Parallel Equivalent Circuit in 50 $\Omega$ Mode .....	11
Table 4 LNA $S_{11}$ and $S_{22}$ Impedances and Parallel Equivalent Circuit in 100 $\Omega$ Mode .....	12
Table 5 150MHz LNA and Inter-stage Components (100 $\Omega$ output mode).....	12
Table 6 450MHz LNA and Inter-stage Components (100 $\Omega$ output mode).....	12
Table 7 900MHz LNA and Inter-stage Components (50 $\Omega$ output mode).....	13
Table 8 CMX994 Rx Mixer Input Impedances and Parallel Equivalent Circuit .....	13
Table 9 CMX994A/CMX994E Rx Mixer Input Impedances and Parallel Equivalent Circuit.....	14
Table 10 1218MHz Mixer Input Matching Components.....	14
Table 11 Receiver Components .....	15
Table 12 Internal VCO Amplifier Tank Circuit for 440MHz Operation .....	17
Table 13 3rd Order Loop Filter Circuit Values.....	17
Table 14 Tx (or Rx) Enable Operation .....	19
Table 15 DC Offset Correction Adjustments .....	20
Table 16 Typical LNA Gain Step Sizes at 100MHz, $Z_0=100\Omega$ .....	41
Table 17 Typical LNA Gain Step Sizes at 450MHz, $Z_0=100\Omega$ .....	42
Table 18 Typical LNA Gain Step Sizes at 940MHz, $Z_0=50\Omega$ .....	43
Table 19 Typical Current Consumption in Various Modes.....	47
Table 20 50MHz LNA and Inter-stage Components (100 $\Omega$ mode).....	48
Table 21 Summary of Results for the Complete Rx Chain at 50MHz .....	48
Table 22 1218MHz LNA and Inter-stage Components (50 $\Omega$ output mode).....	49
Table 23 Summary of Results for the LNA at 1218MHz.....	49
Table 24 Summary of Results for the Complete Rx Chain at 1218MHz .....	49
Table 25 Modulation/Modem Combinations .....	51

<u>Figure</u>	<u>Page</u>
Figure 1 Block Diagram .....	6
Figure 2 Recommended Power Supply Connections and Decoupling .....	9
Figure 3 LNA $S_{11}$ (50 $\Omega$ Mode) .....	10
Figure 4 LNA $S_{22}$ (50 $\Omega$ Mode) .....	10
Figure 5 LNA $S_{11}$ (100 $\Omega$ Mode) .....	11
Figure 6 LNA $S_{22}$ (100 $\Omega$ mode).....	11
Figure 7 Recommended LNA Configuration and Inter-stage Match.....	12
Figure 8 Rx Mixer Input Impedance.....	13
Figure 9 1218MHz Recommended Mixer Input Configuration .....	14
Figure 10 Recommended Receiver Circuit.....	15
Figure 11 Example External Components – VCO External Tank Circuit .....	16
Figure 12 Example External Components – PLL Loop Filter .....	17
Figure 13 Simplified Schematic of How DC Offset Corrections are Applied .....	19
Figure 14 Baseband I/Q Filtering .....	20
Figure 15 Schematic Representation of Filters used in the I and Q Paths.....	21
Figure 16 Local Oscillator .....	23
Figure 17 C-BUS Transactions .....	26
Figure 18 CMX994 and CMX7164 with FI-2 – Typical 4-FSK Sensitivity (19.2kbps) .....	37
Figure 19 I/Q Path dc Offsets.....	38
Figure 20 Example Variation in $V_{offset}$ with Gain Control Setting .....	39

Figure 21 Typical Transient Response, Differential Q Channel, 20°C, no input signal .....	39
Figure 22 Gain Control .....	40
Figure 23 Variation of LNA Gain and IMD with IM Register Setting, 450MHz .....	44
Figure 24 I/Q Filter Response .....	44
Figure 25 Baseband Intermodulation Test at circa 6Vp-p Differential Output .....	45
Figure 26 External Baseband Circuit Connections to Mixer .....	46
Figure 27 Rx Mixer Output Bandwidth .....	47
Figure 28 Typical Gain and NF Variation of Demodulator Stages at Low Frequencies .....	48
Figure 29 Typical LNA Configuration and Inter-stage Match for 1218MHz .....	49
Figure 30 Tx Output Level vs. Frequency .....	50
Figure 31 Typical Tx Output Level (With Divider) vs. Temperature .....	50
Figure 32 Typical Tx Output Level (No Divider) vs. Temperature for Varying LO Input Level.....	51
Figure 33 C-BUS Timing .....	63
Figure 34 Q4 Mechanical Outline .....	64

## 2 History

Version	Changes	Date
7	Section 9.1.3: I/Q demodulator maximum noise figure in Enhanced mode changed to 17 dB at 450 MHz. Section 9.1.3: I/Q demodulator gain changed to 52 dB (V/V).	30 <sup>th</sup> November 2020
6	Section 9.1.3: Maximum I/Q amplitude balance changed from $\pm 0.15$ dB to $\pm 0.2$ dB.	15 <sup>th</sup> January 2020
5	Section 9.2: Updated Q4 package diagram	December 2019
4	CMX994G version added with guaranteed performance down to 30MHz. Section 9.1.3 and 8.2 have been updated.	July 2019
3	Mixer operation extended to 1.218GHz: Section 5.2.2: Added Figure 9 (1218MHz Recommended Mixer Input Configuration) and associated table of matching components	November 2016
2	Section 7.9: details of device type reporting in register \$D2 added Section 8.1.2: more details of dc offsets added	November 2015
1	First published document as Provisional status	August 2015

It is recommended that you check for the latest product datasheet version from the Product page of the CML website: [[www.cmlmicro.com](http://www.cmlmicro.com)].

### 3 Block Diagram




Figure 1 Block Diagram

## 4 Pin and Signal List

Pin No	Pin Name	Type	Pin Function
1	IFLT2N	IP	I channel 2 <sup>nd</sup> filter capacitor negative
2	IFLT1P	IP	I channel 1 <sup>st</sup> filter capacitor positive
3	IFLT1N	IP	I channel 1 <sup>st</sup> filter capacitor negative
4	VCCRXIF	PWR	Supply for baseband circuits
5	VCCLNA	PWR	Supply for LNA
6	LNAIN	IP	LNA input
7	LNAOUT	OP	LNA output
8	VCCRF	PWR	Supply for RF circuits
9	MIXIN	IP	Rx mixer input
10	TXLO	OP	LO output for Tx
11	VCCLO	PWR	Supply for LO sections
12	LOP	IP	PLL LO positive input
13	LON	IP	PLL LO negative input
14	VCOP1	IP	PLL VCO positive input 1
15	VCOP2	IP	PLL VCO positive input 2
16	VCON1	IP	PLL VCO1 negative input 1
17	VCON2	IP	PLL VCO1 negative input 2
18	VCCSYNTH	PWR	Supply to Integer N PLL
19	FREF	IP	Reference frequency input
20	DO	OP	PLL Charge Pump output
21	DGND	PWR	Digital ground
22	TXEN	IP	Tx Enable
23	RXEN	IP	Rx Enable
24	CSN	IP	C-BUS Chip Select
25	RDATA	TSOP	C-BUS Data output
26	SCLK	IP	C-BUS Clock input
27	CDATA	IP	C-BUS Data input
28	RESETN	IP	C-BUS/Device Reset (Reset when pin Low)
29	DVDD	PWR	Supply to digital circuits
30	VDDIO	PWR	Supply to C-BUS circuits
31	RREF	IP	Reference resistor for I/Q Filters
32	QFLT1N	IP	Q channel 1 <sup>st</sup> filter capacitor negative
33	QFLT1P	IP	Q channel 1 <sup>st</sup> filter capacitor positive
34	QFLT2N	IP	Q channel 2 <sup>nd</sup> filter capacitor negative
35	QFLT2P	IP	Q channel 2 <sup>nd</sup> filter capacitor positive
36	RXQP	OP	RxQ positive output
37	RXQN	OP	RxQ negative output
38	RXIP	OP	RxI positive output
39	RXIN	OP	RxI negative output
40	IFLT2P	IP	I channel 2 <sup>nd</sup> filter capacitor positive
EXPOSED METAL PAD	AGND	PWR	The exposed metal pad must be electrically connected to analogue ground.

Total = 41 Pins (40 pins and central, exposed metal ground pad)

<b>Notes:</b>	I/P	=	Input	T/S	=	3-state Output
	O/P	=	Output	NC	=	No Connection
	BI	=	Bidirectional	PWR	=	Power

#### 4.1 Signal Definitions

Signal Name	Pins	Usage
$V_{max}$		The maximum value of the supplies $DV_{DD}$ and $AV_{DD}$
$AV_{DD}$	VCCRF, VCCRIF, VCCSYNTH, VCCLO VCCLNA (see note)	Power supply for analogue circuits
$DV_{DD}$	DVDD	Power supply for digital circuits
$VDD_{IO}$	VDDIO	Power supply voltage for digital interface (C-BUS)
$DV_{SS}$ (GND)	DGND	Ground for digital circuits
$AV_{SS}$ (GND)	AGND	Ground for analogue circuits

**Table 1 Definition of Power Supply and Reference Voltages**

Note: The LNA has a separate power connection pin to provide isolation of non-differential signals. This may be connected to a common external supply with suitable de-coupling.

#### 4.2 Connection of Unused Pins


If the CMX994/CMX994A/CMX994E/CMX994G/CMX994G VCO and PLL functions are not used then pins FREF, DO, VCOP1, VCOP2, VCON1 and VCON2 may be left unconnected.



## 5 External Components

### 5.1 Power Supply and Decoupling

The CMX994/CMX994A/CMX994E/CMX994G have separate supply pins for the analogue and digital circuitry; a 3.3V nominal supply is recommended for all circuits but the data interface can run at a lower voltage than the rest of the device by setting the  $VDD_{IO}$  supply to the required interface voltage.



**Figure 2 Recommended Power Supply Connections and Decoupling**

C1	10nF		R1	10Ω
C2	10nF		R2	3.3Ω
C3	33pF//10nF		R3	3.3Ω
C4	10nF		R4	3.3Ω
C5	10nF		R5	3.3Ω
C6	10nF		R6	10Ω
C7	10nF		R7	10Ω

**Table 2 Decoupling Components**

**Notes:**

1. Maximum Tolerances: Resistors  $\pm 5\%$ , capacitors  $\pm 20\%$ .
2. It is expected that any low-frequency interference on the 3.3 Volt supply will be removed by active regulation; a large capacitor is an alternative but may require more board space and so may not be preferred. It is particularly important to ensure that there is no interference from the  $VDD_{IO}$  (which supplies the digital I/O) or from any other circuit that may use the  $DV_{DD}$  supply (such as a microprocessor), to sensitive analogue supplies ( $AV_{DD}$ ). It is therefore advisable to use separate power supplies for digital and analogue circuits.
3. The supply decoupling shown is intended for RF noise suppression. It is necessary to have a small series impedance prior to the decoupling capacitor for the decoupling to work well. This may be achieved cost effectively by using the resistor and capacitor values shown. The use of resistors results in small dc voltage drops (up to approx 0.1V). Choosing resistor values approximately inversely proportional to the dc current requirements of each supply ensures the dc voltage drop on each supply is reasonably matched. In any case, the resultant dc voltage change is well within the design tolerance of the device. If higher impedance resistors are used (not recommended) then greater care will be needed to ensure the supply voltages are maintained within tolerance, even when parts of the device are enabled or disabled.
4. It is advisable to have separate ground planes for analogue and digital circuits.
5. Separate regulators for local oscillator sections (VCCLO, VCCSYNTH) may be beneficial depending on circuit noise and type of regulator and this is why two  $AV_{DD}$  connections are shown.


## 5.2 Receiver

### 5.2.1 LNA


The following sections show plots and tables of the LNA input ( $S_{11}$ ) and output ( $S_{22}$ ) impedance. Separate data is shown for the 50 $\Omega$  and 100 $\Omega$  output modes which are selected by LNAZ<sub>O</sub> bit in the Rx Gain Register (b3, \$16; see section 7.7.1).

Note that at low frequencies capacitive loads on the LNA output are not recommended, a high-pass matching network is preferred.

#### 50 $\Omega$ Mode





**Figure 3 LNA  $S_{11}$  (50 $\Omega$  Mode)**



**Figure 4 LNA  $S_{22}$  (50 $\Omega$  Mode)**

Freq (MHz)	S <sub>11</sub>		S <sub>22</sub>	
	Impedance ( $\Omega$ -/+j $\Omega$ )	Equivalent Parallel Circuit (R//C)	Impedance ( $\Omega$ -/+j $\Omega$ )	Equivalent Parallel Circuit (R//C)
50	347 – j296	598.9R // 4.5pF	54.4 – j2.4	54.5R // 2.6pF
100	208 – j263	540.7R // 3.7pF	54.8 + j0.4	54.8R
150	129 – j217	496R // 3.6pF	55.3 + j1.7	55.4R
200	93 – j181	444.5R // 3.5pF	56.1 + j2.9	56.3R
250	72 – j154	401.1R // 3.4pF	56.9 + j3.5	57.1R
300	58 – j130	351R // 3.4pF	57.4 + j3.9	57.6R
350	49 – j114	318R // 3.4pF	57.7 + j4.0	58.0R
400	42 – j102	286.5R // 3.3pF	58.1 + j3.9	58.4R
450	37.7 – j91	256.3R // 3.3pF	58.4 + j4.0	58.7R
500	33.9 – j83	235.3R // 3.3pF	58.4 + j4.2	58.7R
550	29.7 – j74	211.8R // 3.4pF	58.3 + j4.1	58.6R
600	27.0 – j66	190.6R // 3.4pF	57.9 + j3.9	58.2R
650	24.7 – j61	173.1R // 3.5pF	57.3 + j3.8	57.6R
700	22.8 – j55	154.9R // 3.5pF	56.7 + j3.9	57.0R
750	21.3 – j50	136.7R // 3.6pF	55.9 + j3.7	56.1R
800	19.9 – j45	121.5R // 3.7pF	55.3 + j3.6	55.5R
850	18.7 – j41	107R // 3.8pF	54.3 + j3.6	54.5R
900	17.2 – j37.0	96.7R // 3.9pF	52.8 + j3.9	53.1R
950	15.7 – j32.9	84.6R // 4.1pF	51.5 + j4.7	51.9R
1000	14.8 – j29.1	72R // 4.3pF	50.7 + j5.1	51.2R

Table 3 LNA S<sub>11</sub> and S<sub>22</sub> Impedances and Parallel Equivalent Circuit in 50 $\Omega$  Mode100 $\Omega$  ModeFigure 5 LNA S<sub>11</sub> (100 $\Omega$  Mode)Figure 6 LNA S<sub>22</sub> (100 $\Omega$  mode)

Freq (MHz)	$S_{11}$		$S_{22}$	
	Impedance ( $\Omega$ -/+j $\Omega$ )	Equivalent Parallel Circuit (R//C)	Impedance ( $\Omega$ -/+j $\Omega$ )	Equivalent Parallel Circuit (R//C)
50	355 – j291	592.6R // 4.4pF	106 – j7.35	106.6R // 2.1pF
100	210 – j267	549.1R // 3.7pF	105 – j9.5	106R // 1.4pF
150	128 – j222	510.6R // 3.6pF	104 – j2.8	105.7R // 1.2pF
200	92 – j186	469.9R // 3.4pF	103 – j15.7	105.3R // 1.2pF
250	70 – j157	422.4R // 3.4pF	101 – j18.6	104.4R // 1.1pF
300	56 – j134	376.9R // 3.4pF	98 – j21.4	103R // 1.1pF
350	45 – j117	345.3R // 3.4pF	96 – j23.9	101.5R // 1.1pF
400	38 – j103	313.1R // 3.4pF	93 – j26.2	99.9R // 1.1pF
450	34.1 – j91	279.2R // 3.4pF	90 – j27.8	98.3R // 1.1pF
500	30.5 – j82	253R // 3.4pF	87 – j28.9	96.1R // 1.1pF
550	26.4 – j73	228.9R // 3.5pF	83 – j29.7	93.7R // 1.1pF
600	24.0 – j66	203.6R // 3.6pF	80 – j30.5	91.3R // 1.1pF
650	21.7 – j59	183.3R // 3.7pF	76 – j30.7	88.6R // 1.1pF
700	19.9 – j53	162.3R // 3.8pF	73 – j30.5	85.6R // 1.1pF
750	18.7 – j47.7	140.8R // 3.9pF	69 – j30.5	82.6R // 1.1pF
800	17.5 – j42.8	122.2R // 4pF	66 – j30.0	79.7R // 1.1pF
850	16.5 – j38.3	105.5R // 4.1pF	63 – j29.5	76.7R // 1.2pF
900	15.4 – j34.4	92.2R // 4.3pF	60 – j28.4	73R // 1.2pF
950	14.2 – j30.5	79.6R // 4.5pF	57 – j27.1	69.5R // 1.2pF
1000	13.4 – j26.7	66.6R // 4.8pF	54 – j26.0	66.3R // 1.2pF


Table 4 LNA  $S_{11}$  and  $S_{22}$  Impedances and Parallel Equivalent Circuit in 100 $\Omega$  Mode

Figure 7 Recommended LNA Configuration and Inter-stage Match

C1	1nF	L1	150nH
C2	33pF // 10nF	L2	2.7pF (capacitor)
C3	18pF	L3	150nH

Table 5 150MHz LNA and Inter-stage Components (100 $\Omega$  output mode)


C1	1nF	L1	39nH
C2	33pF // 10nF	L2	82nH
C3	10pF	L3	27nH

Table 6 450MHz LNA and Inter-stage Components (100 $\Omega$  output mode)

C1	100pF	L1	12nH
C2	33pF // 10nF	L2	8.7nH
C3	4.7pF	L3	5.6nH

**Table 7 900MHz LNA and Inter-stage Components (50Ω output mode)****5.2.2 Mixers and Baseband Section**

Figure 8 is a plot of the typical Rx Mixer input impedance; Table 8 gives the measured impedances and the equivalent parallel circuit at some particular frequencies.

**Figure 8 Rx Mixer Input Impedance**

Frequency (MHz)	Impedance ( $\Omega$ -/+j $\Omega$ )	Parallel Equivalent Circuit (R // pF)
50	180 – j35.2	186.6R // 3.34pF
100	168 – j49.1	182.4R // 2.6pF
150	153 – j64	180.1R // 2.5pF
200	138 – j73	176.4R // 2.4pF
250	124 – j77	171.4R // 2.3pF
300	108 – j79	165.8R // 2.3pF
350	96 – j79	160R // 2.3pF
400	85 – j77	154.1R // 2.3pF
450	76 – j74	147.3R // 2.3pF
500	69 – j70	139.8R // 2.3pF
550	61 – j66	131.5R // 2.4pF
600	55 – j62	124R // 2.4pF
650	50 – j58	116R // 2.4pF
700	46.1 – j53	107.1R // 2.4pF
750	42.7 – j48.9	98.9R // 2.5pF
800	39.8 – j45.3	91.4R // 2.5pF
850	37.2 – j41.6	83.7R // 2.5pF
900	34.8 – j38.1	76.6R // 2.5pF
950	32.3 – j34.9	70.2R // 2.6pF
1000	30.3 – j31.6	63.2R // 2.6pF

**Table 8 CMX994 Rx Mixer Input Impedances and Parallel Equivalent Circuit**

Frequency (MHz)	Impedance ( $\Omega$ -/+j $\Omega$ )	Parallel Equivalent Circuit (R // pF)
50	172.74-j31.22	178.38R//3.23pF
100	162.72-j47.25	176.44R//2.62pF
150	148.61-j59.99	172.83R//2.48pF
200	132.91-j69.33	169.07R//2.46pF
250	116.95-j74.15	163.96R//2.46pF
300	101.79-j75.64	158R//2.5pF
350	88.21-j74.62	151.33R//2.54pF
400	76.188-j71.96	144.15R//2.61pF
450	66.61-j69.13	138.36R//2.65pF
500	58.42-j65.09	130.94R//2.71pF
550	52.03-j61.31	124.28R//2.74pF
600	46.01-j57.03	116.7R//2.82pF
650	41.25-j52.94	109.19R//2.88pF
700	37.19-j49.13	102.15R//2.94pF
750	34.2-j45.37	94.39R//2.98pF
800	31.82-j41.75	86.6R//3.01pF
850	29.54-j38.33	79.28R//3.06pF
900	27.05-j35.15	72.73R//3.16pF
950	24.62-j31.62	65.23R//3.3pF
1000	22.89-j28.17	57.56R//3.4pF
1050	21.58-j24.89	50.29R//3.48pF
1100	20.55-j21.44	42.92R//3.52pF
1150	19.56-j18.01	36.14R//3.53pF
1200	18.55-j14.59	30.03R//3.47pF

Table 9 CMX994A/CMX994E Rx Mixer Input Impedances and Parallel Equivalent Circuit




Figure 9 1218MHz Recommended Mixer Input Configuration

C1	8.2pF	L1	1.8nH
----	-------	----	-------

Table 10 1218MHz Mixer Input Matching Components




Figure 10 Recommended Receiver Circuit

C1	1.5nF	C4	3.9nF
C2	1.5nF	R1	10kΩ
C3	3.9nF		

Table 11 Receiver Components

The bandwidth of the first baseband filters is set by capacitors C1 and C2. Capacitors C3 and C4 together with the reference resistor R1 set the bandwidth of the second baseband filters. Component selection will vary depending on the desired filter bandwidths. For further details see sections 6.2.2 and 6.2.3.

## 5.3 Local Oscillator


### 5.3.1 Local Oscillator Input

LON and LOP signals form a differential signal pair however the LO input may be driven by a single-ended source, in which case pin LOP should be connected to the LO signal and LON may be connected directly to ground. The inputs have internal ac coupling, so external dc blocking capacitors are not required.

### 5.3.2 VCO and PLL

A typical configuration for using the internal VCO negative resistance amplifier at 440MHz is shown in Figure 11. For the other external components required to complete the PLL (the loop filter components) see Figure 12 which shows a third-order loop filter. Typical values for a 500Hz bandwidth are given in Table 13.

VCOP1 should be shorted directly to VCOP2 and similarly VCON1 to VCON2 in order to form the negative resistance loop. It is recommended that the parallel LC tank (L1/C1) is situated as close to the package as possible, with the L closest to the device pins. Also the shorting of VCOP1 to VCOP2 and of VCON1 to VCON2 occurs as close as possible to the tank circuit – this minimises the effects of series inductance on the oscillator behaviour.



**Figure 11 Example External Components – VCO External Tank Circuit**




L1	8.2nH (Note 1)	CV1	SMV1705-079LF
C1	8.2pF (Note 2)	CV2	SMV1705-079LF
C2	22pF	R1	10k $\Omega$
C3	22pF	R2	10k $\Omega$

**Table 12 Internal VCO Amplifier Tank Circuit for 440MHz Operation**

Note 1: Tolerance of 2% or better recommended

Note 2: Tolerance of 5% or better recommended

**Figure 12 Example External Components – PLL Loop Filter**

C1	150nF	R1	1.5k $\Omega$
C2	1000nF	R2	2.4k $\Omega$
C3	15nF		

**Table 13 3rd Order Loop Filter Circuit Values**

## 5.4 RESETN

The RESETN pin generates a reset signal when low. The RESETN pin has an internal pull-up resistor of 100k $\Omega$  connected to VDD<sub>IO</sub>.

## 6 General Description

The architecture of the CMX994/CMX994A/CMX994E/CMX994G devices is shown in Figure 1. The CMX994/CMX994A/CMX994E/CMX994G are receiver ICs featuring very high IIP2 I/Q demodulators intended for use as a direct conversion receiver to zero IF, near-zero IF and low IF. The device has flexible LO inputs, integer-N PLL and an on-chip negative resistance amplifier which, with the addition of suitable external components, provides a VCO.

The receiver is fully integrated with a Low Noise Amplifier (LNA) preceding the down-converter section. The LNA may be configured with one of two possible output impedance settings (100Ω or 50Ω). With the 50Ω mode selected, there is more gain available but the circuit will consume an additional 2mA of current. The 50Ω mode has primarily been included for use at frequencies of 450MHz or higher. It should be noted that as the output impedance is not the same for each setting, the required matching components between the LNA and mixer will be different for each case.

The high-linearity down-converting mixers are immediately followed by a baseband filter stage. The bandwidth of this section is set by external capacitors. This first stage of filtering is designed to remove off-channel blocking signals prior to baseband amplification. Following these filters, gain is applied via a variable gain amplifier. Further filtering is then applied and again the bandwidth of the filters is determined by external capacitors. A reference resistor must also be fitted; this is used to calibrate the internal filter circuits to ensure the cut-off point of the filters is accurately controlled. This system allows effective correction for the analogue response to be applied in signal processing following the CMX994/CMX994A/CMX994E/CMX994G. The output of the CMX994/CMX994A/CMX994E/CMX994G is differential I/Q signals; these may be applied to analogue-to-digital converters such as those in the CMX983, CMX910, CMX7163 or the CMX7164 ICs.

The receiver I/Q chain includes the facility to correct for inherent dc offsets in the hardware. This process is intended to optimise the dynamic range of the system and must be controlled by the microprocessor or DSP that processes the I/Q signals from the CMX994/CMX994A/CMX994E/CMX994G. DC offsets are a well-known issue with direct conversion receivers. In dynamic signal environments dc offset removal algorithms will be required to track and remove dc offsets generated by off-channel signals. Very high I/Q mixer IIP2 performance minimises such offsets. The receiver sections have a low power mode that reduces current. This mode may be used when reduced intermodulation performance is acceptable.

The Local Oscillator section features an integer-N Phase Locked Loop (PLL). This may be used with the on-chip VCO or with an external VCO. The on-chip VCO consists of a negative resistance amplifier and buffers, which allows an external inductor together with external varactor diodes to determine the operating frequency and tuning range. The use of external components allows optimum phase noise to be achieved. The Rx LO signal may be divided by 2, 4 or 6. There is also a Tx LO output provided and the Tx LO signal may be divided by 1, 2, 4 or 6. Alternatively the on-chip PLL and VCO can be disabled and an external LO source supplied.

All features of the CMX994/CMX994A/CMX994E/CMX994G may be controlled by the C-BUS control interface.

The following sections describe specific features of the CMX994/CMX994A/CMX994E/CMX994G.

## 6.1 General Operation

### 6.1.1 Rx/Tx Enable

The CMX994/CMX994A/CMX994E/CMX994G has Tx Enable and Rx Enable pins and the same function can be accessed via C-BUS using the General Control Register (section 7.2). The logical signals 'Tx ON' and 'Rx ON' are the ORed combination of the C-BUS signal and the hardware signals as shown in Table 14. Thus either C-BUS or hardware enable signals may be used, with the unused mode being set to '0'.

Tx (or Rx) Enable Pin	C-BUS Tx (or Rx) Enable	'Tx ON' (or 'Rx ON') Result
0	0	0
1	0	1
0	1	1
1	1	1

**Table 14 Tx (or Rx) Enable Operation**

'Tx ON' enables the following sections of the device:

- Tx divider (see also Figure 1 and section 7.11.1).

'Rx ON' enables the following sections of the device:


- LNA
- Down-converters and I/Q baseband amplifiers
- Rx LO divider

## 6.2 Receiver Operation

### 6.2.1 DC Offset Correction

Digitally-controlled dc offset correction is provided which is capable of reducing the offset to 25mV or less for errors of up to  $\pm 200\text{mV}^1$  for CMX994 or up to  $\pm 800\text{mV}$  for CMX994A/CMX994E. This represents a reduction in dynamic range of about 0.1dB for a typical ADC input signal range (2Vp-p) and is therefore negligible. The required correction must be measured externally as such measurements are application specific. The correction is applied close to the start of the I/Q baseband chain and therefore maximises dynamic range in the analogue sections.

The correction is applied in a differential manner so positive and negative corrections are possible; see Figure 13. This allows the dc to be corrected to the nominal dc bias level. The voltage sources are scaled in a binary fashion so multiple sources can be added to provide the desired correction. The same arrangement applies independently on both I and Q channels. The CMX994 scheme, shown in Figure 13 / Table 15 is extended in the CMX994A/CMX994E with four additional sources to increase correction range.



**Figure 13 Simplified Schematic of How DC Offset Corrections are Applied**

<sup>1</sup> This can be doubled to 400mV using bit 2 of the Rx Control Register (see section 7.3.1) although this also halves the resolution available.

Source	Voltage Correction at Output for Maximum Gain in Baseband Amplifiers	Correction Polarity
Vdc1	25mV	Positive terminal increase, Negative terminal decrease
Vdc2	50mV	Positive terminal increase, Negative terminal decrease
Vdc3	100mV	Positive terminal increase, Negative terminal decrease
Vdc4	25mV	Negative terminal increase, Positive terminal decrease
Vdc5	50mV	Negative terminal increase, Positive terminal decrease
Vdc6	100mV	Negative terminal increase, Positive terminal decrease

Table 15 DC Offset Correction Adjustments

### 6.2.2 Receiver Filters and Bandwidth Options

The I and Q channels incorporate two stages of filtering to reduce blocking signals and to attenuate nearby channels. This allows the wanted signal to be maximised without significant distortion being introduced as a result of unwanted larger signals saturating the later amplification stages.

The CMX994/CMX994A/CMX994E/CMX994G supports multiple channel bandwidths, providing scalable filtering in the baseband (I/Q) chain. Two filter stages are provided. The post mixer filter provides rejection of large off-channel signals such as those typically used in blocking tests. With this protection in place some gain is provided before narrower filters that provide rejection of the adjacent channel. Following this filter, the remainder of the receiver gain is provided. Both filter stages have single-pole characteristics, having -3dB frequency points set by separate external capacitors.




Figure 14 Baseband I/Q Filtering


After setting the second filter stage bandwidth via external capacitors, the bandwidth can then be scaled under serial control to allow multiple channel bandwidths to be supported by the CMX994/CMX994A/CMX994E/CMX994G. A typical requirement is to support 6.25kHz, 12.5kHz and 25kHz channels, so the scaling of the Adjacent Channel Rejection (ACR) filter is 1 : 2 : 4 via a bandwidth mode control. Using the recommended external capacitors for a 6.25kHz design (see 5.2.2), the ACR filter bandwidth (-3dB) is 2kHz. This provides 9dB rejection of the adjacent channel and 15dB rejection at 12.5kHz. Using the bandwidth scaling control, the 2kHz filter bandwidth can then be changed to 4kHz or 8kHz (see Rx Control Register, section 7.3), without changing external components. See also section 8.1.6.

The ACR filter may introduce some deterministic distortion in the signal passband, this distortion can be compensated by using filters external to the CMX994/CMX994A/CMX994E/CMX994G; see section 6.2.3 for further information.

The scaling of the post-mixer filter is less critical. The bandwidth (-3dB), using the recommended values, is approximately 88kHz (at maximum gain). This should be suitable for all the channel bandwidths up to 25kHz, so no scaling is provided. Note that the bandwidth of this section will reduce by 30% (typ.) as gain is reduced in the baseband section.

### 6.2.3 Baseband Filter Design and Required Correction

The pole frequencies of the filter stages are set by the addition of external capacitors (see also section 5.2.2); the resistors are internal to the chip and those on the second filter stage are trimmed so as to match the external 10kΩ reference resistor<sup>2</sup>.



**Figure 15 Schematic Representation of Filters used in the I and Q Paths**

Filtering close to the passband distorts the signal and increases the BER, so it is necessary to provide correction for the filter distortion in subsequent external digital filtering.

Both filter stages are single-pole filters. The first filter stage is designed to reduce blocking signals and it will typically be set at 4 x the maximum required channel spacing. As a result, tolerance is not particularly critical and it is usually not necessary to compensate the wanted signal for this filter. The second filter is designed to operate close to, or within, the passband. It is therefore important that compensation is provided for the wanted signal.

Different modulation schemes occupy different bandwidths within a channel, so optimisation of the filter positioning will vary depending on the modulation scheme. Some experimentation may be required to get the best results but, as a guide, the second filter stage should have its frequency set to between 30% and 40% of the channel spacing. The aim is to reduce adjacent and close-in channels as much as possible. Provided the filter effects are compensated for later, the lowering of the signal amplitude at the band edges is usually well tolerated, although the extent of this will depend on the modulation scheme used.

The CMX994/CMX994A/CMX994E/CMX994G allows up to three different channel spacings to be selected via the C-BUS interface. So if, for example, the three channel spacings required are 6.25kHz, 12.5kHz and 25kHz, then the first filter should be set at a nominal desired frequency to ensure large blocking signals are rejected, typically a cut off frequency around 100kHz would be suitable. If only two channel spacings are required, of 6.25kHz and 12.5kHz for example, then it would be slightly beneficial to set the post mixer filter bandwidth to 50kHz.

Note that the three channel spacings are always in a 1:2:4 ratio relative to the smallest channel spacing, which is set by external components.

<sup>2</sup> The external resistor should be 1% tolerance or better.

The second stage filter capacitor should be selected for the smallest bandwidth requirement. The calculation for the capacitor value is as follows:

$$C = \frac{1}{2\pi f 20,000}$$

Where  $f$  = filter pole frequency (-3dB point).

So a capacitor of 4nF would yield a frequency pole of 1989Hz. This may be a typical figure when using a channel spacing of 6.25kHz. To maintain the accuracy of the compensation the capacitor must have a low temperature coefficient and tolerance better than or equal to 2%.

A compensation filter would need to be applied in the digital domain having the inverse characteristic. This would be:

$$H(s) = 1 + \frac{s}{2\pi f}$$

This would normally be implemented as a FIR filter. It should be followed with another non-critical FIR that rolls off the signal when out of band. This second filter may be part of a required channel filter.

Selecting 2x or 4x bandwidth will require the compensation filter to be adjusted in proportion.

The first stage filter capacitor may be calculated in a similar way:

$$C = \frac{1}{2\pi f 1200}$$

Where  $f$  = filter pole frequency (-3dB point).

So a capacitor of 1.5nF would yield a frequency pole of 88.4kHz. This may be a typical figure if the maximum channel spacing required were 25kHz. There is a wider tolerance on this, as the internal resistors are not trimmed. Consequently it is not required to have a low tolerance value on the first stage filter capacitor.

Should it be required to have this closer to the passband then a correction filter may be required. This would have the same form as for the correction filter for the second stage. In general a margin of at least 50% between the filter cut-off and wanted channel is recommended to allow for the resistor tolerances and bandwidth change with gain settings noted in section 6.2.2.

Because both filter stages are handling large dynamic signals, the linearity of the external capacitors is important. Use of good dielectric materials is recommended; poor linearity could result in a degradation of the on-channel signal in the presence of large off-channel interferers.

#### 6.2.4 Operation at Wider Bandwidths

It is possible to use a much wider channel bandwidth than those used as examples elsewhere in this document. For maximum I/Q bandwidth (1.6MHz) capacitors C1, C2, C3 and C4 in Figure 10 should be removed. In this case the filter calibration circuit should be disabled using b7 of the VCO Control Register (\$25); see section 7.11.1.


For systems that require greater bandwidths the output should be taken before the baseband amplifiers and filters; see section 8.1.9.

### 6.3 Local Oscillator Operation

The CMX994/CMX994A/CMX994E/CMX994G can use either an external Local Oscillator (LO) source or the on-chip VCO and PLL. The on-chip integer-N PLL can also be used with an external VCO connected to the LO input.

### 6.3.1 PLL

The CMX994/CMX994A/CMX994E/CMX994G provides an integer-N PLL that can be used to create the local oscillator; see Figure 16. The CMX994/CMX994A/CMX994E/CMX994G provides a VCO negative resistance amplifier, so only a tank circuit needs to be implemented externally. Alternatively, this amplifier can be bypassed and an external VCO can be used.



**Figure 16 Local Oscillator**

The integer-N PLL has programmable M and R dividers as shown in Figure 16. The phase detector provides a charge pump output which requires a suitable loop filter to convert this signal into a control voltage for a VCO. The phase detector can be turned off (high impedance mode) and the PLL section disabled if an external LO is to be used; see section 6.3.2 and 7.9 for control details.

The output frequency of the PLL is set by the following calculation:

$$f_{\text{out}} = f_{\text{ref}} \times (M / R)$$

where:

$f_{\text{out}}$  = The desired output frequency in MHz

$f_{\text{ref}}$  = The reference frequency supplied to the PLL on pin FREF in MHz

M = Divider value programmed in the M divider register (see section 7.9.1)

R = Divider value programmed in the R divider register (see section 7.10.1)

The PLL only supports VCOs with a positive tuning slope, i.e. a higher tuning voltage from DO results in a higher oscillation frequency from the VCO.

The PLL has a lock-detect function that can be evaluated using register \$D2, b6 (section 7.9.2).

The VCO amplifier is a negative resistance amplifier requiring an external tank circuit (see section 5.3.2). The amplifier has two control bits available in the VCO control register (section 7.11.1 register \$25, b2 – b3). These bits can be used to optimise performance for a particular tank circuit depending on its Q value.

When using the CMX994/CMX994A/CMX994E/CMX994G PLL, spurious products (spurs) in the receiver I/Q output may be observed. The frequency of the spurs is linked to the PLL M divider value and which of the divide-by-2, 4 or 6 modes is selected for the receiver LO circuits. Operation in divide-by-2 and divide-by-6 modes is most predictable: all even division ratios are problem free and all odd division ratios will give a spurious product at:

$$f_{\text{spur}} = f_{\text{lo}} / (M * 2)$$

In divide-by-4 mode most odd divisions will produce a spur although at low frequencies (circa 100MHz) operation is spur-free. At circa 300MHz and above some even divisions are also problematic (in divide-by-4 mode).

It is recommended that for safe operation of the CMX994/CMX994A/CMX994E/CMX994G PLL, receiver LO divide-by-2 or divide-by-6 modes, with even division ratios, should be used.

When using the CMX994/CMX994A/CMX994E/CMX994G PLL, spurious can also be observed in the output from the TXLO pin. In this case the spurs are at small offsets from the wanted signal – the offset is linked to the PLL comparison frequency. The level of these spurs is typically at a very low (< -80 dBc) and less problematic than in the receiver.

### 6.3.2 PLL Enable

The PLL block can be enabled from the General Control Register \$11, b2 (section 7.2.1) and the PLL M Divider Register \$22, b7 (section 7.9.1). An AND function is performed on these two bits (see table below).

General Control Register \$11, b2	PLL M Divider Register \$22, b7	PLL Enable
0	0	No
0	1	No
1	0	No
1	1	Yes

With the PLL disabled an external local oscillator may be supplied to the CMX994/CMX994A/CMX994E/CMX994G.



## 7 C-BUS Interface and Register Descriptions

The C-BUS serial interface supports the transfer of data and control or status information between the CMX994/CMX994A/CMX994E/CMX994G's internal registers and an external host. Each C-BUS transaction consists of the host sending a single Register Address byte, which may then be followed by zero or more data bytes that are written into the corresponding CMX994/CMX994A/CMX994E/CMX994G register, as illustrated in Figure 17.

Data sent from the host on the Command Data (CDATA) line is clocked into the CMX994/CMX994A/CMX994E/CMX994G on the rising edge of the Serial Clock (SCLK) input. The C-BUS interface is compatible with common  $\mu$ C/DSP serial interfaces and may also be easily implemented with general purpose I/O pins controlled by a simple software routine. Section gives the detailed C-BUS timing requirements.

Whether a C-BUS register is of the read or write type, it is fixed for a given C-BUS register address thus one cannot both read and write the same C-BUS register address. The CMX994/CMX994A/CMX994E/CMX994G supports several pairs of C-BUS register addresses in order to read and write the same information.

In order to provide ease of addressing when using this device with the CMX998 (Cartesian Feed-back Loop Transmitter IC), the C-BUS addresses below are arranged so as not to overlap those used on the CMX998. Thus, a common chip select (CSN) signal can be used, as well as common CDATA (SDI on CMX998), RDATA (SDO on CMX998) and SCLK signals. Also note that the General Reset (\$10) command on the CMX994/CMX994A/CMX994E/CMX994G differs from other CML devices (such as CMX998), which use \$01 for this General Reset function. This allows the CMX994/CMX994A/CMX994E/CMX994G and CMX998 to be connected to the same interface pins, including chip select, assuming the drive capabilities of the host are adequate.

### C-BUS Write-only Registers

HEX ADDRESS	REGISTER	WORD SIZE (BITS)
\$10	General Reset Register (Address only, no data)	0
\$11	General Control Register, write only	8
\$12	Rx Control Register, write only	8
\$13	Rx Offset Register, write only	8
\$14	LNA IM Control Register, write only	8
\$15	Options Control Register, write only	8
\$16	Rx Gain Register, write only	8
\$17	Extended Rx Offset Register, write only	16
\$20-\$22	PLL M Divider Register, write only	8
\$23-\$24	PLL R Divider Register, write only	8
\$25	VCO Control Register, write only	8

### C-BUS Read-only Registers




HEX ADDRESS	REGISTER	WORD SIZE (BITS)
\$E1	General Control Register, read only	8
\$E2	Rx Control Register, read only	8
\$E3	Rx Offset Register, read only	8
\$E4	LNA IM Control Register, read only	8
\$E5	Options Control Register, read only	8
\$E6	Rx Gain Register, read only	8
\$E7	Extended Rx Offset Register, read only	16
\$D0-\$D2	PLL M Divider Register, read only	8
\$D3-\$D4	PLL R Divider Register, read only	8
\$D5	VCO Control Register, read only	8

CMX994A and CMX994E. Specific bits control CMX994E features only. See register descriptions for details.

CMX994A and CMX994E only

**Notes:**

- All registers will retain data if DVDD and VDDIO pins are held high, even if all other power supply pins are disconnected.
- If clock and data lines are shared with other devices, DVDD and VDDIO must be maintained in their normal operating ranges otherwise ESD protection diodes may cause a problem with loading the signals connected to SCLK, CDATA and RDATA pins, preventing correct programming of other devices. Other supplies may be turned off and all circuits on the device may be powered down without causing this problem.

**Single byte from  $\mu$ C (General Reset command)****One Address and one Data byte from  $\mu$ C to CMX994****One Address byte from  $\mu$ C and one Reply byte from CMX994****Figure 17 C-BUS Transactions****7.1 General Reset: \$10 (no data)**

A command to this register resets the device and clears all bits of all registers. The General Reset command places the device into powersave mode.

Whenever power is applied to the DVDD pin, a built-in power-on-reset circuit ensures that the device powers up into the same state as follows a General Reset command. The RESETN pin on the device will also reset the device to the same state.

## 7.2 General Control Register

### 7.2.1 General Control: \$11 - 8-bit write only

This register controls general features such as powersave. All bits of this register are cleared to '0' by a General Reset command.

7	6	5	4	3	2	1	0
En Bias	Freq2	Freq1	LP	VCOEN	PLLEN	RXEN	TXEN

b7 and 4-0:

These bits control power up/power down of the various blocks of the IC. In all cases '1' = power up, '0' = power down.

- b7 Enables BIAS generator
- b4 Enables low power mode. When b4 = '0' the device is operating normally, when b4 = '1' the device will have reduced power consumption and reduced intermodulation performance. See also section 8.1.5 regarding other CMX994A/CMX994E low power modes.
- b3 Enables VCO: When b3 = '1' the setting of the VCO Control Register (\$25) takes effect. For details of VCO Control Register see section 7.11.
- b2 PLL Enable: This bit enables the PLL and is ANDed with PLL M-Divider Register (\$22) b7 – section 7.9.1 See also section 6.3.2.
- b1 C-BUS Rx Enable; see section 6.1.1
- b0 C-BUS Tx Enable; see section 6.1.1

b6, b5

These bits optimise the amplitude of the local oscillator path within the device in order to maintain phase balance and noise performance of the receiver mixers over the full range of operating frequencies.

b6	b5	Operation
0	0	100MHz <sup>†</sup> – 150MHz
0	1	150MHz – 300MHz
1	0	300MHz – 700MHz
1	1	700MHz – 1000MHz (700MHz - 940MHz for CMX994)

Notes:

<sup>†</sup> 30MHz for CMX994G.

### 7.2.2 General Control: \$E1 - 8-bit read only

This register reads the value in register \$11; see section 7.2.1 for details of bit functions.

## 7.3 Rx Control Register

### 7.3.1 Rx Control: \$12 – 8-bit write only

This register controls general features of the receiver such as Powersave. All bits of this register are cleared to '0' by a General Reset command.

7	6	5	4	3	2	1	0
Mix Pwr	IQ Pwr	LNA Pwr	ACR Flt2	ACR Flt1	DC Range	DIV2	DIV1

b7-5 These bits control power up/power down of the various blocks of the IC.  
In all cases '0' = power up, '1' = power down.

b7	Disable receiver mixers and divider (see note)
b6	Disable baseband amplifier and filters (see note)
b5	Disable LNA (see note)

Note: These control signals disable the appropriate blocks of the receiver when 'Rx ON' is active. If 'Rx ON' is not active all receiver circuits will be in powersave mode.

b4,3 The baseband I/Q chain provides a narrow filter for rejecting adjacent channel signals. The bandwidth of this filter may be scaled using these bits. For further details see sections 6.2.2, 6.2.3 and 8.1.6.

b4	b3	Function
0	0	Minimum bandwidth
0	1	Intermediate bandwidth
1	0	Maximum bandwidth
1	1	<i>reserved, do not use</i>

b2 When b2 = '0' the range of DC correction of the I/Q output is nominal (see sections 6.2.1 and 7.4). With b2 = '1' the total correction range is twice the nominal specified in section 7.4 with all steps doubled in value. Note: CMX994A/CMX994E provide an alternative method of achieving increased correction range without losing resolution using the Extended Rx Offset Register (\$17); see section 7.8.

b1,0 Receiver LO divider control

b1	b0	Function
0	0	LO divided by 2
0	1	LO divided by 4
1	0	LO divided by 6
1	1	<i>reserved, do not use</i>

### 7.3.2 Rx Control: \$E2 – 8-bit read only

This read-only register mirrors the value in register \$12; see section 7.3.1 for details of bit functions.

## 7.4 Rx Offset Register

### 7.4.1 Rx Offset: \$13 – 8-bit write only

**Note:** Increased correction range is available in the CMX994A/CMX994E using register \$17; see section 7.8. The bits in registers \$13 and \$17 control the same hardware functions with the most recent write to \$17 or \$13 being applicable at any given time; if \$13 is written then QDC5, QDC4, IDC5 and IDC4 in \$17 are automatically set to '0'. All bits of registers \$13 and \$17 are cleared to '0' by a General Reset command.

7	6	5	4	3	2	1	0
QDC3	QDC2	QDC1	QDC0	IDC3	IDC2	IDC1	IDC0

b7-0 I/Q DC offset correction; see section 6.2.1 for further details. The step size can be doubled using the Rx Control Register (\$12), b2; see section 7.3.1.

The values in the table below are the effects of the offset at the maximum VGA gain (minimum attenuation) setting. They are proportionately lower for lower gain settings (as set by the Rx Gain Register (b2 – b0). The aim of this Rx Offset Register is to allow output offsets to be reduced sufficiently (typically <25mV) to avoid any significant reduction in the dynamic range of any subsequent ADC. It is expected that demodulation software in the baseband processor would be required to correct for the remaining offset as part of the demodulation process.

See also section 8.1.2.

b3 b7	b2 b6	b1 b5	b0 b4	I Channel at maximum gain Q Channel at maximum gain
1	1	1	1	-175mV
1	1	1	0	-150mV
1	1	0	1	-125mV
1	1	0	0	-100mV
1	0	1	1	-75mV
1	0	1	0	-50mV
1	0	0	1	-25mV
1	0	0	0	No correction
0	1	1	1	+175mV
0	1	1	0	+150mV
0	1	0	1	+125mV
0	1	0	0	+100mV
0	0	1	1	+75mV
0	0	1	0	+50mV
0	0	0	1	+25mV
0	0	0	0	No correction

### 7.4.2 Rx Offset: \$E3 - 8-bit Read only

This read-only register mirrors the value in register \$13; see section 7.4.1 for details of bit functions.

## 7.5 LNA Intermodulation Control Register

### 7.5.1 LNA IM Control: \$14 – 8-bit write only

This register controls features of the receiver that support intermodulation optimisation. All bits of this register are cleared to '0' by a General Reset command.

7	6	5	4	3	2	1	0
0	0	IM5	IM4	IM3	IM2	IM1	IM0

b7,6 *reserved*, clear to '0'

b5-0 These bits allow the user to adjust the intermodulation performance of the LNA. The default value is '0' for all the bits. Improved intermodulation can be achieved with a particular value in these bits. For further details see section 8.1.4.

### 7.5.2 LNA IM Control: \$E4 – 8-bit read only

This read-only register mirrors the value in register \$14; see section 7.5.1 for details of bit functions.

## 7.6 Options Control Register – CMX994A and CMX994E only

### 7.6.1 Options Control: \$15 – 8-bit write only

This register controls options features added in the CMX994A and CMX994E devices only. All bits of this register are cleared to '0' by a General Reset command.

7	6	5	4	3	2	1	0
IP3X	Reserved	Reserved	Reserved	PDQ	PDI	PHCON	PHOFF

- b7 CMX994E only - '1' enables enhanced mixer intermodulation mode in the receive path mixers; normal operation when set to '0'.  
CMX994A – *reserved*, clear to '0'
- b6 *reserved*, clear to '0'
- b5 *reserved*, clear to '0'
- b4 *reserved*, clear to '0'
- b3 When set '1' this bit will power down all circuitry in the Q path leaving only the I channel active; normal operation (I and Q paths active) when bit is cleared to '0'.
- b2 When set '1' this bit will power down all circuitry in the I path leaving only the Q channel active; normal operation (I and Q paths active) when bit is cleared to '0'.
- b1-0 LO Phase Correction Control

b1	b0	LO Phase Correction
0	0	Enabled
1	1	Powered down
0	1	<i>reserved</i> , do not use
1	0	<i>reserved</i> , do not use

### 7.6.2 Options Control: \$E5 – 8-bit read only

This register reads the value in register \$15; see section 7.6.1 for details of bit functions.

## 7.7 Rx Gain Register

### 7.7.1 Rx Gain: \$16 – 8-bit write only

This register controls receiver gain control. All bits of this register are cleared to '0' by a General Reset command.

7	6	5	4	3	2	1	0
GS1	GS0	LNA Gain2	LNA Gain1	LNA $Z_0$	G2	G1	G0

b7,6 LNA Gain Control Step: These bits control the LNA gain steps; the nominal step is 6dB however the actual step size can be adjusted by +0.7dB, +1.4dB or +2.8dB, as shown in the table below. For further information see section 8.1.3.

b7	b6	Function
0	0	Nominal step size of 6dB
0	1	Nominal step size + 0.7dB
1	0	Nominal step size +1.4dB
1	1	Nominal step size +2.8dB

b5,4 LNA Gain Control: These bits control the LNA gain in nominal 6dB steps, as shown in table below; see also b7 - b6.

b5	b4	Function
0	0	LNA gain = Nominal
0	1	LNA gain = Nominal -6dB
1	0	LNA gain = Nominal -12dB
1	1	LNA gain = Nominal -18dB

b3 Sets the LNA output impedance. The LNA output impedance is approximately 100Ω if this bit is set to '0' and approximately 50Ω if this bit is set to '1'. If set to 50Ω the gain will be increased but with an additional LNA current consumption of approximately 2mA.

b2-0 I/Q Baseband VGA Control

b2	b1	b0	VGA Level
1	1	1	VGA = -42dB
1	1	0	VGA = -36dB
1	0	1	VGA = -30dB
1	0	0	VGA = -24dB
0	1	1	VGA = -18dB
0	1	0	VGA = -12dB
0	0	1	VGA = -6dB
0	0	0	VGA = 0dB (Maximum gain)

### 7.7.2 Rx Gain: \$E6 – 8-bit read only

This read only register mirrors the value in register \$16; see section 7.7.1 for details of bit functions.



## 7.8 Extended Rx Offset Register – CMX994A and CMX994E only

### 7.8.1 Extended Rx Offset: \$17 – 16-bit write only

All bits of this register are cleared to '0' by a General Reset command.

**Note 1:** the bits in registers \$13 and \$17 control the same hardware functions with the most recent write to \$17 or \$13 being applicable at any given time; if \$13 is written then QDC5, QDC4, IDC5 and IDC4 will automatically be set to '0'.

**Note 2:** QDC3 and IDC3 have different function in \$13 and \$17; in \$13 QDC3 and IDC3 sets the correction polarity whereas in \$17 the polarity is set by QDC5 and IDC5.

15	14	13	12	11	10	9	8
0	0	QDC5	QDC4	QDC3	QDC2	QDC1	QDC0
7	6	5	4	3	2	1	0
0	0	IDC5	IDC4	IDC3	IDC2	IDC1	IDC0

b13-8,

b5-0 I/Q DC Offset correction; see section 6.2.1

The values in the table below are the effects of the offset at the maximum VGA gain (minimum attenuation) setting. They are proportionately lower for lower gain settings (as set by the Rx Gain Register (b2 – b0). The aim of this Rx Offset Register is to allow output offsets to be reduced sufficiently (typically <25mV) to avoid any significant reduction in the dynamic range of any subsequent ADC. It is expected that demodulation software in the baseband processor would be required to correct for the remaining offset as part of the demodulation process. See also section 8.1.2

b5	b4	b3	b2	b1	b0	I Channel at maximum gain Q Channel at maximum gain
b13	b12	b11	b10	b9	b8	
1	1	1	1	1	1	-775mV
1	1	1	1	1	0	-750mV
						etc. (i.e. binary count, step 25mV)
1	0	0	1	0	1	-125mV
1	0	0	1	0	0	-100mV
1	0	0	0	1	1	-75mV
1	0	0	0	1	0	-50mV
1	0	0	0	0	1	-25mV
1	0	0	0	0	0	No correction
0	1	1	1	1	1	+775mV
0	1	1	1	1	0	+750mV
						etc. (i.e. binary count, step 25mV)
0	0	0	1	1	1	+175mV
0	0	0	1	1	0	+150mV
0	0	0	1	0	1	+125mV
0	0	0	1	0	0	+100mV
0	0	0	0	1	1	+75mV
0	0	0	0	1	0	+50mV
0	0	0	0	0	1	+25mV
0	0	0	0	0	0	No correction

### 7.8.2 Extended Rx Offset: \$E7 – 16-bit read only

This read-only register mirrors the value in register \$17; see section 7.8.1 for details of bit functions.

## 7.9 PLL M Divider Register

### 7.9.1 PLL M Divider: \$22 - \$20 – 8-bit write only

These registers set the M divider value for the PLL (Feedback Divider). The divider is updated synchronously when register \$22 is written so registers \$20 and \$21 should be written before \$22. Note: the order of writing \$20 and \$21 is not important. Bits 7 and 5 also control the PLL and charge-pump blocks and these control bits are active immediately on any occasion that \$22 is written. (Note: To enable the PLL, b2 of the General Control Register (\$11) must also be used; see section 7.2 See also section 6.3.2.

\$22								\$21							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
E	LD_PLL	CP	ID2	0	ID1	M17	M16	M15	M14	M13	M12	M11	M10	M9	M8

\$20							
7	6	5	4	3	2	1	0
M7	M6	M5	M4	M3	M2	M1	M0

**M17-M0** Phase Locked Loop M divider value

**CP** \$22, b5 = '1' enables the charge pump, \$22 b5 = '0' puts the charge pump into high impedance mode

**LD\_PLL** Only write '0' to b6 of \$22 (when read via \$D2, this shows the integer N PLL lock status)

**ID1, ID2** Only write '0' to b4 and b2 of \$22 (when read via \$D2, these show the device type)

**E** \$22, b7 = '1' enables the PLL; b7 = '0' disables the PLL –This bit enables the PLL and is ANDed with General Control Register (\$11) b2 – section 7.2 See also section 6.3.2

### 7.9.2 PLL M Divider: \$D2-\$D0 - 8-bit read only

These registers read the respective values in registers \$20, \$21 and \$22 (\$D0 reads back \$20 and \$D1 reads back \$21 etc.); see section 7.9.1 for details of bit functions.

Note: \$D2 b6 indicates the Synth lock detect status, b6 = '1' indicates that the PLL is locked, b6 = '0' is the unlocked condition.

#### **ID1, ID2 (\$D2 b4, b2)**

These bits indicate the device type:

b4	b2	Device type
0	0	CMX994
0	1	CMX994A
1	0	CMX994E
1	1	Reserved for future use.

## 7.10 PLL R Divider Register

### 7.10.1 PLL R Divider: \$24 - \$23 – 8-bit write only

These registers set the R divider value for the PLL (Reference Divider). The PLL dividers are updated synchronously when \$24 is written. Note: \$23 should be written first then \$24.

\$24								\$23							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0

#### R14-R0

Phase Locked Loop R divider value.

**\$24**     *reserved, set to '0'.*

**b7**

### 7.10.2 PLL R Divider: \$D4-\$D3 – 8-bit read only

These registers read the respective values in registers \$23 and \$24 (\$D3 reads back \$23 and \$D4 reads back \$24); see section 7.10.1 for details of bit functions.

## 7.11 VCO Control Register

### 7.11.1 VCO Control: \$25 - 8-bit write only

This register controls the operation of the VCO and LO input. Operation is only enabled when b3 = '1' in the General Control Register (\$11), as detailed in section 7.2 All bits of this register are cleared to '0' by a General Reset command.

Note: it is not recommended that the LO input and the VCO are enabled simultaneously.

7	6	5	4	3	2	1	0
FILT_CAL	TXDIV1	TXDIV0	LO Input EN	VCO_NR2	VCO_NR1	VCO_NR En	VCO_ Buf En

b7 This bit, if set to '1', will disable the Filter Calibration System. The default value is '0'.

b6,5 These bits control the output division of the Tx LO signal available at pin TXLO. The LO signal is divided by the factor as shown in the following table.

b6	b5	Function
0	0	Divide by 2
0	1	Divide by 4
1	0	Divide by 6
1	1	No division

b4,b1, These bits control power up/power down of the various blocks of the device

b0 In all cases, '1' = power up, '0' = power down

b4	Enable LO input
b1	Enable VCO NR Amplifier. When disabled the amplifier is bypassed to support the application of an external LO signal.
b0	Enable VCO Buffer

b3,b2 VCO amplifier Negative Resistance (NR) control bits optimise phase noise performance. These bits control the Negative Resistance (magnitude of the negative transconductance) of the on-chip VCO NR amplifier. The NR minimum mode would thus be used with the lowest Q external tank circuit and NR maximum with the highest Q value.

B3	B2	Function
0	0	NR maximum
0	1	NR intermediate value
1	0	NR intermediate value
1	1	NR minimum

### 7.11.2 VCO Control: \$D5 - 8-bit read only

This register reads the value in register \$25; see section 7.11.1 for details of bit functions.

## 8 Application Notes

### 8.1 Typical Receiver Performance

#### 8.1.1 System Performance

This information is intended as a general guide of what can be expected from a CMX994/CMX994A/CMX994E/CMX994G receiver design using the on-chip LNA and I/Q down-conversion stages. The measurement circuit uses the component values given in section 5.2. The results are based on measurements from evaluation of the CMX994/CMX994A/CMX994E/CMX994G operating at 450MHz (CMX994E in normal mode, not enhanced mode). Results are also given for Low Power (LP) mode operation, i.e. General Control Register (\$11) b4 = '1'; see section 7.2.1.

Gain	63dB (62.5dB in LP mode)
Noise Figure:	4.5dB (also 4.5 dB in LP mode)
Input Third Order Intercept Point:	-3dBm (-9dBm in LP mode)
Input Second Order Intercept Point:	62dBm (60dBm in LP mode)

#### Notes:

Common settings: max gain, max filter bandwidth, freq control bits = 300 to 700MHz, LNA output impedance = 100Ω, LO at x2 (900MHz, level -10dBm), IM Control Register = 0x3F

Gain is measured from RF input (assumed to be 50 Ohm source /load) to differential voltage measured at output of I or Q channels.

Second Order Intercept Point is the average of values measured from differential signals on I and Q; measured at 1MHz offset.

Using the CMX994/CMX994A/CMX994E/CMX994G operating at 448MHz combined with the CMX7164FI-2 modem IC gives the following typical system performance using 19.2kbps 4-FSK modulation, alpha =0.2, deviation =3kHz (based on a 25kHz RF channel).

Sensitivity for 1% BER	-116dBm (see Figure 18)
Blocking	>90dB
Adjacent channel rejection	73dB
Intermodulation	65dB

(Measurement methods based on EN 300 113-1).




Figure 18 CMX994 and CMX7164 with FI-2 – Typical 4-FSK Sensitivity (19.2kbps)

### 8.1.2 DC Offsets


For true direct conversion receivers dc offsets require careful consideration in the receiver demodulator solution. The CMX994/CMX994A/CMX994E/CMX994G has been designed to minimise the dc offset challenges by ensuring excellent mixer IIP2 performance.

For Near Zero IF and low IF receiver systems (see section 8.6) the dc offset issues discussed in the following sub-sections can largely be ignored.

#### 8.1.2.1 Static Offsets

To provide an approximate correction of dc offsets use the following procedure: with the attenuation set at minimum (i.e. max gain) measure the offset at the CMX994/CMX994A/CMX994E/CMX994G I or Q output, then the table in section 7.4.1 can be used to give the required offset correction. The range double bit (\$12, b2) can be used to increase the correction range if required. Note that at high attenuation settings there may be an additional error due to residual offsets from within the VGA as explained below.

The dc offsets in the CMX994 baseband path are shown in Figure 19. The voltages are only shown on the Q path but the same considerations apply to the I path. Note that the dc offsets in I and Q paths will be different because they relate to random offsets in a number of components; note also that the I and Q paths are differential and that further details of the dc offset correction mechanism are given in section 6.2.1.



Where:

- $V_{mo}$  = dc offset at the output of the mixer
- $V_{O1}$ ,  $V_{O2}$  = input offsets of amplifiers 1 and 2 respectively
- $V_{corr}$  = correction voltage (value set in Rx Offset register, \$13)
- $V_{offset}$  = dc offset present at the output

**Figure 19 I/Q Path dc Offsets**

Referring to Figure 19, the approximate dc offset for a given gain setting can be calculated as:

$$V_{offset} = (V_{mo} + V_{corr} + V_{O1}) \cdot G_1 \cdot G_2 + (V_{O2} \cdot G_2)$$

The offset  $V_{O2}$  can be estimated by setting the attenuation in Amplifier #1 to -42dB ( $G_1 = -27$ dB) and then measuring  $V_{offset}$ , thus  $V_{O2} = (V_{offset} / G_2)$ . The sum of  $(V_{mo} + V_{O1})$  can then be estimated given that the gain setting of  $G_1$  and  $V_{corr}$  are known.

Assuming  $V_{offset}$  is minimised using  $V_{corr}$  at minimum attenuation then increasing the attenuation may result in an increase in  $V_{offset}$ , however the error is typically  $\pm 15$  mV ( $\pm 55$  mV absolute maximum). An example of the variation in dc offsets with gain control is shown in Figure 20.

It should be noted that as the attenuation is increased the steps of the offset correction mechanism reduce as the reciprocal of the attenuation. The result is that at maximum attenuation the offset correction steps are

$$25\text{mV} \times 10^{(-42/20)} = 0.2\text{mV}.$$




Figure 20 Example Variation in  $V_{\text{offset}}$  with Gain Control Setting

#### 8.1.2.2 Transient Offsets

When the CMX994/CMX994A/CMX994E/CMX994G receiver is enabled there is a small variation in the output dc offset resulting from a change in the thermal conditions of the circuit; this is caused by self-heating of the IC. The effect is small, circa 2mV differential; a typical response is shown in Figure 21. In some radio systems, in particular TDMA systems, the effect may require compensation to avoid an increase in bit errors at the start of reception. The CML DMR modem (product 7341FI-2.x) includes such compensation.




Figure 21 Typical Transient Response, Differential Q Channel, 20°C, no input signal

Notable characteristics of the transients observed in the CMX994/CMX994A/CMX994E/CMX994G are:

- the response follows a standard exponential decay ( $1 - 1/e^{t/\tau}$ )
- the time constant of the response is independent of temperature ( $\tau = 5\text{ms}$ )
- the amplitude of the transient decreases with reducing temperature (approximately linear relationship)
- the transient amplitude on the I channel is much smaller than that on the Q channel


### 8.1.2.3 Thermal Drift

In addition to the short-term transient effect discussed in section 8.1.2.2 a longer-term variation in dc offsets occurs until the IC reaches thermal equilibrium. The effect is very slow, taking place over tens of seconds. As a result this effect usually has minimal effect on system operation because for short bursts of reception the variation is negligible and for continuous reception normal dc tracking / correction algorithms compensate adequately for the effect.

### 8.1.3 Gain Control

The CMX994/CMX994A/CMX994E/CMX994G has gain control mechanisms in the LNA and the baseband (see Figure 22) with a total control range of 60dB. The gain can be controlled using the Rx Gain Control Register, \$16; see section 7.7.1.

The LNA gain control steps can be adjusted to achieve the required accuracy using the step size control bits in the Rx Gain Control Register. The effect of the step size control varies with frequency, as shown in Table 16, Table 17 and Table 18 so for optimum accuracy the best settings should be selected to suit the particular application. (Suggested settings for optimum gain accuracy are shaded grey in the tables.)



**Figure 22 Gain Control**



Gain Setting	Gain Cntrl Step Size (dB)	Cumulative Gain Change (dB)	Variation from Nominal (dB)
<b>Nominal step size</b>			
Max		0.0	
-6 dB	-6.9	-6.9	-0.9
-12 dB	-5.4	-12.3	-0.3
-18 dB	-4.2	-16.5	1.5
<b>Nominal +0.7 dB</b>			
Max		0.0	
-6 dB	-7.0	-7.0	-1.0
-12 dB	-6.7	-13.7	-1.7
-18 dB	-4.1	-17.8	0.2
<b>Nominal +1.4 dB</b>			
Max		0.0	
-6 dB	-7.0	-7.0	-1.0
-12 dB	-7.9	-14.9	-2.9
-18 dB	-4.1	-18.9	-0.9
<b>Nominal +2.8 dB</b>			
Max		0.0	
-6 dB	-7.0	-7.0	-1.0
-12 dB	-9.2	-16.2	-4.2
-18 dB	-4.0	-20.2	-2.2

Table 16 Typical LNA Gain Step Sizes at 100MHz,  $Z_0=100\Omega$

Gain Setting	Gain Cntrl Step Size (dB)	Cumulative Gain Change (dB)	Variation from Nominal (dB)
<b>Nominal step size</b>			
Max		0.0	
-6 dB	-6.2	-6.2	-0.2
-12 dB	-4.5	-10.7	1.3
-18 dB	-3.7	-14.5	3.6
<b>Nominal +0.7 dB</b>			
Max		0.0	
-6 dB	-6.2	-6.2	-0.2
-12 dB	-5.5	-11.8	0.3
-18 dB	-3.9	-15.6	2.4
<b>Nominal +1.4 dB</b>			
Max		0.0	
-6 dB	-6.3	-6.3	-0.3
-12 dB	-6.6	-12.9	-0.9
-18 dB	-4.0	-16.9	1.1
<b>Nominal +2.8 dB</b>			
Max		0.0	
-6 dB	-6.3	-6.3	-0.3
-12 dB	-7.6	-13.9	-1.9
-18 dB	-4.4	-18.3	-0.3

Table 17 Typical LNA Gain Step Sizes at 450MHz,  $Z_0=100\Omega$


Gain Setting	Gain Cntrl Step Size (dB)	Cumulative Gain Change (dB)	Variation from Nominal (dB)
<b>Nominal step size</b>			
Max		0.0	
-6 dB	-6.4	-6.4	-0.4
-12 dB	-5.6	-12.0	0.0
-18 dB	-5.2	-17.2	0.8
<b>Nominal +0.7 dB</b>			
Max	0.0	0.0	
-6 dB	-6.4	-6.4	-0.4
-12 dB	-7.1	-13.5	-1.5
-18 dB	-5.6	-19.1	-1.1
<b>Nominal +1.4 dB</b>			
Max		0.0	
-6 dB	-6.4	-6.4	-0.4
-12 dB	-8.6	-15.1	-3.1
-18 dB	-5.7	-20.7	-2.7
<b>Nominal +2.8 dB</b>			
Max		0.0	
-6 dB	-6.5	-6.5	-0.5
-12 dB	-10.3	-16.8	-4.8
-18 dB	-5.5	-22.3	-4.3

Table 18 Typical LNA Gain Step Sizes at 940MHz,  $Z_0=50\Omega$ **8.1.4 LNA Intermodulation Optimisation**

The intermodulation (IMD) performance of the LNA can be optimised using the IM bits in the IM Control register (\$14); see section 7.5.1.

At higher frequencies, typically 400MHz and above, optimum IMD performance is with the IM bits set to maximum, i.e. 0x3F. The improved IMD performance comes with a reduction in gain of approximately 0.5dB; see Figure 23.

At minimum frequency (circa 100MHz) the IM bits should be set to minimum i.e. 0x00.



**Figure 23 Variation of LNA Gain and IMD with IM Register Setting, 450MHz**

### 8.1.5 Low Power Mode


If the low power mode is enabled, General Control Register (\$11) b4 = 1, the total current drawn in the receiver section reduces by approximately 10mA. For indications of the performance changes in low power mode; see section 8.1.1.

The IP2 performance in low power mode varies with frequency. Below 400MHz the average change between normal mode and low power mode is small. Above 400MHz low power mode causes an increasing degradation reaching 15dB (typical) at maximum operating frequency. Around 450MHz the degradation is typically 2 to 5 dB. As is usual with IP2 measurements, variations in measured values are observed at different frequency offsets, between I and Q channels and between devices, so average values must be considered.

The CMX994A/CMX994E has other low power modes that are enabled using the Options Control Register (\$15). Power can be reduced by disabling the phase correction circuits (\$15 = \$03) if the excellent I/Q balance provided by the CMX994A/CMX994E is not needed. Another option is to disable either I or Q path; this facility is useful for minimising power when monitoring a channel for a RF signal.

### 8.1.6 I/Q Filter Response

The I/Q filter has a well-defined response and an internal calibration scheme makes it very stable with temperature. The response with temperature, measured through the entire receiver, is shown in Figure 24(a). It will be observed that, apart from a small change in overall gain, the filter response does not vary. The scaling with ACR Flt bits (Rx Control Register (\$12), b4-b3) is shown in Figure 24(b).



**Figure 24 I/Q Filter Response**

### 8.1.7 Baseband Intermodulation

The intermodulation (IMD) performance of the CMX994 I/Q baseband amplifiers is designed to be good enough to ensure that the overall IMD performance of the down-converter section is dominated by the performance of the mixers. Typical in-band linearity with a very large output signal is demonstrated in Figure 25. Note the absence of IMD products. Care should be taken in the CMX994 receiver system design to ensure that the baseband sections do not clip in the presence of intermodulation test signals because, if clipping occurs, the overall intermodulation performance of the receiver will be degraded. The CMX994 provides two I/Q baseband filter stages which can be used to provide selectivity in order to keep IMD test signals within the receiver dynamic range.




Figure 25 Baseband Intermodulation Test at circa 6Vp-p Differential Output

### 8.1.8 LO Pulling

A VCO that uses the on-chip negative resistance amplifier can be pulled in frequency if a high level signal is applied to the mixer input, as a result of which the VCO becomes modulated resulting in distortion of the output I/Q signals. The level of signal required before the onset of this effect is typically between around -45dBm and -20dBm (at the LNA input), depending on the settings of I/Q VGA gain, LNA gain and the PLL.

The LNA gain control provided by the CMX994 mitigates this effect; at large input signal levels the LNA gain should be set to minimum. Designs using the CMX994 with an external LNA should consider this issue and ensure the external LNA provides sufficient gain control range.

Designs that use the CMX994 with an external VCO / PLL, in particular a Fractional-N type, are less susceptible to such frequency pulling but should still employ suitable isolation between the CMX994 LO input and an external VCO, for example by using a common-base buffer stage.

Following these guidelines a design can readily achieve good receiver system operation with LNA input levels of >+10dBm.

### 8.1.9 Rx Mixer Output (Broadband Operation)

The CMX994 Rx mixer can be used by coupling the signal from pins IFLT1N, IFLT1P (differential signal, I channel) and QFLT1N, QFLT1P (differential signal, Q channel); see Figure 26. For optimum performance, differential connection is recommended but a single ended connection will also work. The signal is dc coupled with a bias voltage of typically 1.25V. The typical source impedance of each pin is 800 Ohms. When using this configuration the following recommendations should be followed:

- Components C1, C2, C3, C4 and R1, as shown in Figure 10 are not required;
- If signals are to be coupled from the CMX994 mixer outputs then the baseband gain must be set to maximum attenuation (-42dB, minimum gain) by setting all of b2, b1 and b0 of Rx Gain Register: C-BUS address \$16 to a value of '1'; this applies where the baseband sections are enabled or disabled;
- If the baseband sections are enabled (set b6 of Rx Control Register: C-BUS address \$12, to '0') dc offset correction registers may be used to change the dc offset at mixer outputs;
- Capacitance, including stray capacitance in the PCB layout, must be minimised to achieve the maximum available signal bandwidth.





Figure 26 External Baseband Circuit Connections to Mixer

Assuming a good PCB layout with minimal stray capacitance, Figure 27 shows the typical bandwidth of the Rx mixer output.



**Figure 27 Rx Mixer Output Bandwidth**

#### 8.1.10 Power Saving Modes

The CMX994A and CMX994E provide a number of options which can be used to tailor the power / performance of the device. The host can control this based on a range of parameters so, for example, power can be saved during monitoring of a channel. In the channel monitoring scenario it may be possible to save power by disabling the I or Q channel. The values in Table 19 show the typical variation in measured values for one CMX994E device, note operating characteristics are specified in section 9.1.3.

Mode	Phase Correction "off"	Phase Correction "on"
Enhanced mode (CMX994E only)	61mA	77mA
Normal operation	52mA	68mA
Low power mode	42mA	58mA
Low power mode and I or Q channel off	32mA	48mA

**Table 19 Typical Current Consumption in Various Modes**


#### 8.1.11 Spurious Responses

An advantage of the direct conversion receiver approach is the inherently low number of spurious responses, however the circuit still has responses at harmonics and sub-harmonics. The circuit designer will need to provide suitable high-pass and low-pass filtering at the CMX994/CMX994A/CMX994E/CMX994G input (and/or between LNA and mixers) to prevent such responses.

Note: large signals at sub-harmonic frequencies will generate harmonics in the LNA output which cannot be removed after the LNA because they are on the wanted frequency of the receiver.

## 8.2 Operation Below 100MHz

The CMX994/CMX994A/CMX994E/CMX994G can be safely used below 100MHz, down to at least 30MHz, however performance will degrade at lower frequencies and will fall particularly rapidly below 50MHz. The CMX994G has been introduced for operation 100MHz to 30MHz and offers a guaranteed level of performance



**Figure 28 Typical Gain and NF Variation of Demodulator Stages at Low Frequencies**

The LNA can be matched for 30MHz giving a gain of 15.5dB and noise figure of 5dB. Intermodulation is typically +3.5dBm.

For a 50MHz application, typical circuit values are shown in Table 20 using the circuit of Figure 7. Typical results using this configuration are shown in Table 21.

C1	1nF	L1	560 nH
C2	33 pF // 10nF	L2	12 pF (capacitor)
C3	1nF	L3	Not Fitted

**Table 20 50MHz LNA and Inter-stage Components (100Ω mode)**

Parameter	Result
Gain	63.5dB
Noise Figure	5dB
IIP3	-0.5dBm

**Table 21 Summary of Results for the Complete Rx Chain at 50MHz**

## 8.3 Operation 1GHz to 1.218GHz

The I/Q demodulator is rated up to 1.218GHz input.

The LNA continues to function above 1GHz however the noise figure degrades significantly. Typical matching values are given in Figure 29 / Table 22 and typical performance is summarised in Table 23 and Table 24.

Operation of the transmitter LO output is not recommended above 1GHz.






Figure 29 Typical LNA Configuration and Inter-stage Match for 1218MHz

C1	100pF	L1	3.9nH
C2	33pF //10nF	L2	2.2nH
C3	4.7pF	L3	1.8nH
C4	100pF		

Table 22 1218MHz LNA and Inter-stage Components (50Ω output mode)

Parameter	Result
Gain	11dB
Noise Figure	6dB
IIP3	-3dBm

Table 23 Summary of Results for the LNA at 1218MHz

Parameter	Result
Gain	61.5dB
Noise Figure	7.8dB
IIP3	-8dBm

Table 24 Summary of Results for the Complete Rx Chain at 1218MHz

## 8.4 Transmitter LO Output

The transmitter LO output is taken from the CMX994 LO source and is independently buffered or divided to the TXLO pin. The division ratio is selected with the TXDIV0 and TXDIV1 bits in the VCO Control register (\$25, b5-b6; see section 7.11.1). The output level variation with frequency of the TXLO output is shown in Figure 30 and typical variation with temperature is shown in Figure 31 and Figure 32.




Figure 30 Tx Output Level vs. Frequency




Figure 31 Typical Tx Output Level (With Divider) vs. Temperature




Figure 32 Typical Tx Output Level (No Divider) vs. Temperature for Varying LO Input Level

## 8.5 Modem Solutions

The CMX994 supports a wide range of modulations. By way of example, the device can be operated with CML baseband / modem devices as shown in Table 25. This table is not exhaustive and other combinations are also possible.

Modulation	Standard	CML Modem IC	CML Baseband Interface IC
4-FSK	dPMR TS 102 490 TS 102 658	CMX7341 (FI-1) CMX7141 (FI-7)	
4-FSK	DMR TS 102 361	CMX7341 (FI-2) CMX7161	CMX983
4-FSK, 8-FSK, 16-FSK	General Purpose	CMX7164 (FI-2)	
GMSK/GFSK	General Purpose	CMX7164 (FI-1)	
4-QAM, 16-QAM, 64-QAM	General Purpose	CMX7163 CMX7164 (FI-4)	
Pi/4-DQPSK	TETRA EN 300 392-2		CMX981, CMX983
C4FM / H-CPM	APCO P25		CMX981, CMX7861, CMX983
Analogue FM	TIA-603, EN 300 296 EN 300 086	CMX7341 (FI-1)	

Table 25 Modulation/Modem Combinations

## 8.6 Zero IF, near-zero IF and low IF I/Q architectures

The CMX994/CMX994A/CMX994E/CMX994G provides a complete receiver signal path including LNA, RF down mixer stage and baseband amplifiers with filters to down convert the wanted RF signal to I/Q baseband while supporting high performance in a small total size. This single conversion approach provides many benefits, e.g. it requires only one LO source, which reduces circuitry and eliminates a source of many spurious responses and relative to multi-stage architectures such as dual superhet, it eliminates one or more bulky image rejection filters. The I/Q output format supports any modulation, including phase coherent constant envelope (e.g. CP-FSK) and linear (QAM) ones.

Mixing the wanted signal down to 0Hz (zero IF) by setting mixer LO and wanted RF signal frequencies to be the same provides a unique benefit, which is that it avoids placing the image of adjacent channel and other

close-in interferers at the same frequency band as the wanted modulation. This is especially helpful if one considers that the adjacent channel interferer power may be far greater than the wanted signal's. The zero IF approach also minimises the bandwidth of I/Q output signals, which reduces the cost, power and complexity of ADCs used to sample them. Lastly, it enables a low pass filter on each of I and Q signal paths to provide selectivity, which simplifies design by reducing filter complexity and the required dynamic range of the ADCs. While it is true that second order mixer intermodulation products also lie at 0Hz (DC), the CMX994/CMX994A/CMX994E/CMX994G feature best in class, (+79dBm) mixer IIP2 performance to attenuate such DC intermod products.

For specific radio systems one may wish to avoid mixing the wanted signal down to 0Hz. The CMX994/CMX994A/CMX994E/CMX994G readily supports this by allowing the user to select LO frequencies that do not exactly match the wanted RF signal's carrier.

Near-zero IF I/Q architectures often set the LO frequency to between half to two times the required channel bandwidth, which provides frequency separation between the wanted signal and any DC components in the output I and Q signals. Such architectures then sample (ADC convert) the near-zero I/Q IF signal pair and then use digital baseband processing to both implement a simple high pass filter that removes DC and perform a final frequency mix down to 0Hz. Operating in such a near-zero IF mode requires the CMX994 baseband low pass filters to be scaled wider appropriately to pass the chosen IF frequency; the filter components external to the CMX994 will need to be revised; see section 6.2.3. Sampling ADC bandwidth must also be somewhat higher performance and therefore higher power than ADCs used in the zero IF architecture. Another and perhaps more significant trade-off of near-zero IF is that the adjacent channel image generated by unavoidable I/Q gain and phase errors typically now falls on the wanted signal to create a significant interference component if the adjacent channel signal level is high.

The low IF I/Q architecture is a conceptual extension of near-zero IF; it sets the mixer LO frequency to something different than the wanted RF carrier frequency but with even more frequency separation than near-zero IF uses. The result is that the wanted signal is mixed to an even higher frequency at the I/Q outputs. This approach can permit receiver I/Q outputs to be AC coupled to ADCs. Low IF I/Q trade-offs are of the same type as those presented by near-zero IF but they are more challenging, i.e. wider bandwidth ADCs must be used.

The CMX994/CMX994A/CMX994E/CMX994G supports all of zero IF, near-zero IF and low IF I/Q architectures, with the benefits of LNA to I/Q output integration with amplification, low pass filtering, and operating modes selected via serial host control.

## 9 Performance Specification

### 9.1 Electrical Performance

For a definition of voltage and reference signals, see section 4.1.

#### 9.1.1 Absolute Maximum Ratings

Exceeding these maximum ratings can result in damage to the device.



**ESD Warning:** This high performance RF integrated circuit is an ESD sensitive device which has unprotected inputs and outputs. Handling and assembly of this device should only be carried out at an ESD protected workstation.

	Min.	Max.	Units
Supply ( $AV_{DD} - AV_{SS}$ ) or ( $DV_{DD} - DV_{SS}$ )	-0.3	+4.0	V
Voltage on any pin to AGND or DGND pins	-0.3	$V_{max} + 0.3$	V
Voltage between $AV_{DD}$ and $DV_{DD}$	-0.3	+0.3	V
Voltage between AGND and DGND pins	-50	+50	mV
Current into or out of DGND, VDDIO, VCCRXIF, VCCRF, VCCLNA, VCCSYNTH, VCCLO or DVDD pins	-75	+75	mA
Current into or out of AGND (exposed metal pad)	-200	+200	mA
Current into or out of any other pin	-20	+20	mA

Note: see section 4.1 for definitions of signals.

Q4 Package	Min.	Max.	Units
Total Allowable Power Dissipation at $T_{AMB} = 25^{\circ}\text{C}$	—	1820	mW
... De-rating	—	18.2	mW/ $^{\circ}\text{C}$
Storage Temperature	-55	+125	$^{\circ}\text{C}$
Operating Temperature	-40	+85	$^{\circ}\text{C}$

#### 9.1.2 Operating Limits

Correct operation of the device outside these limits is not implied.

	Notes	Min.	Max.	Units
Analogue Supply ( $AV_{DD}$ ) and Digital Supply ( $DV_{DD}$ )		3.0	3.6	V
IO Supply ( $VDD_{IO}$ )		1.6	$DV_{DD} + 0.3$	V
Operating Temperature		-40	+85	$^{\circ}\text{C}$
Maximum continuous input to pin LNAIN	A		+3	dBm

Notes: A. For signals that are not continuous, higher input powers are permitted; power levels above +10dBm should be avoided especially when the device is operating close to the maximum rated operating temperature.

### 9.1.3 Operating Characteristics

For the following conditions unless otherwise specified:

$AV_{DD} = DV_{DD} = VDD_{IO} = 3.0V$  to  $3.6V$ ;  $V_{SS} = AV_{SS} = DV_{SS}$ ,  $T_{AMB} = +25^{\circ}C$ ; registers in default condition except where otherwise specified or as necessary to enable the relevant sections of the device for half duplex operation.

#### DC parameters

DC Parameters	Notes	Min.	Typ.	Max.	Units
Total Current Consumption					
Powersave Mode	1, 2	–	25	–	$\mu A$
$V_{BIAS}$ Only	4	–	1.7	3.5	mA
Operating Currents					
Rx Only	5	–	66	80	mA
Rx Only, Low Power Mode	5a	–	56	–	mA
Rx Only, Low Power Mode and Phase Correction off	5c		42		mA
Rx Only, Low Power Mode and Phase Correction off, I or Q channel disabled	5d		33		mA
Rx Only, Enhanced Intermodulation Mode	5e		74	90	mA
Tx Only	5	–	22	30	mA
Stage currents					
LNA Only	5	–	9	15	mA
LNA in $50\Omega$ Output Mode	5b	–	11	–	mA
I/Q Demodulator	5	–	41	53	mA
Baseband I/Q	5	–	13	15	mA
VCO and Buffer	5	–	10	13	mA
LO Input	5	–	5	7	mA
PLL	5	–	5.5	–	mA
Current from $VDD_{IO}$	3	–	–	600	$\mu A$
Logic ‘1’ Input Level		70%	–	–	$VDD_{IO}$
Logic ‘0’ Input Level		–	–	30%	$VDD_{IO}$
Output Logic ‘1’ Level ( $I_{OH} = 0.6$ mA)		80%	–	–	$VDD_{IO}$
Output Logic ‘0’ Level ( $I_{OL} = -1.0$ mA)		–	–	+0.4	V
Power-up Time					
Internal Bias Supplies	6, 7	–	–	0.5	ms
All Blocks Except Internal Bias	6	–	–	10	$\mu s$

- Notes:
1. Powersave mode current applies to both the following operating cases: (a) after a General Reset command has been issued and with all analogue and digital supplies applied and also (b) with DV<sub>DD</sub> applied but with all analogue supplies disconnected. For case (b), DV<sub>DD</sub> current will not exceed the specified value and is independent of the state of the registers.
  2. T<sub>AMB</sub> = 25°C, not including any current drawn from the device pins by external circuitry.
  3. Assumes 30pF on each C-BUS interface line and an operating serial clock frequency of 5MHz.
  4. The stated current drawn here is with the bandgap reference and accompanying bias current generators enabled only (General Control Register – \$11), all other circuitry is disabled.
  5. Not including any current drawn from the device pins by external circuitry or the bias current.  
Rx Only – Rx Circuitry as enabled: Rx Gain Register = 0x00, General Control Register = 0xC2, Rx Control Register = 0x10 and Intermodulation Control Register = 0x3F;  
TX Only – General Control Register = 0x81, divide by 2 mode;  
LNA Only – 0x82 is written to the General Control Register and 0xC0 to the Rx Control register;  
I/Q Demodulator – 0x60 is written to the Rx Control register;  
Baseband I/Q – 0xA0 is written to the Rx Control register;  
VCO and Buffer – 0x88 is written to the General Control Register and 0x03 to the VCO Control Register;  
LO Input – 0x84 is written to the General Control Register and 0x10 to the VCO Control Register;  
PLL – 0x00 is written to the VCO Control Register, 0x82 is written to the General Control Register and 0x80 to PLL M register (\$22).
  - 5a. As note 5 except General Control Register (\$11) b4 = '1'; see sections 7.2.1 and 8.1.5.
  - 5b. As note 5 except Rx Gain Register (\$16) b3 = '1'; see section 7.7.1.
  - 5c. As note 5 except General Control Register (\$11) b4 = '1'; see section 7.2.1, Option Control Register (\$15) b0 = '1' and b1 = '1'; see section 7.6.1.
  - 5d. As note 5 except General Control Register (\$11) b4 = '1'; see section 6.2.1, Option Control Register (\$15) b3- b0 = '1011 or '0111' section 6.6.1.
  - 5e. As note 5 except Option Control Register (\$15) b8 = '1'; see section 7.6.1
  6. As measured from the rising edge of CSN.
  7. Bias is enabled by General Control Register (\$11) b7; see section 7.2.1

**AC Parameters – Low Noise Amplifier Section**

LNA	Notes	Min.	Typ.	Max.	Units
Gain					
100MHz	14	–	15	–	dB
450MHz	12,14	–	12.5	–	dB
940MHz	17	–	11	–	dB
Reverse Isolation ( $S_{12}$ )					
100MHz	14	–	-40	–	dB
450MHz	14	–	-27	–	dB
940MHz	17	–	-19	–	dB
Gain Control Range	16	–	18	–	dB
Gain Control Step Size	16	4	6	8	dB
Noise Figure	14				
100MHz	14	–	2	–	dB
450MHz	14	–	2	–	dB
940MHz	17	–	3.5	–	dB
Third Order Intercept Point (input)					
100MHz	14	–	8	–	dBm
450MHz	11,14	–	8	–	dBm
940MHz	11,14,17	–	0.5	–	dBm
1dB Gain Compression Point (input)					
100MHz	14	–	-11	–	dBm
450MHz	14	–	-12	–	dBm
940MHz	17	–	-10	–	dBm
Input Impedance	10	–	–	–	$\Omega$
Output Impedance	10, 13	–	100R // 1.2pF	–	$\Omega$
Operating Frequency Range	15	100	–	1000	MHz
LO Leakage at LNA Input		–	<-90	–	dBm

- Notes:
10. For further details see section 5.2.1
  11. Intermodulation optimised using Intermodulation Control Register, for further details see section 6.5.
  12. The gain is approximately 2dB higher if the LNA  $Z_0$  (Rx Gain Register b3) is set to '1'.
  13. The impedance is approximately 50 $\Omega$  if the LNA  $Z_0$  (Rx Gain Register b3) is set to '1'.
  14. Measured at maximum gain with the LNA  $Z_0$  (Rx Gain Register b3) set to '0'.
  15. For extended operation down to 50MHz see section 8.2.
  16. See section 8.1.3 for further details
  17. LNA  $Z_0$  = 50 $\Omega$  (Rx Gain Register b3 set to '1')



**AC Parameters – Direct Conversion Receiver Sections (CMX994, CMX994A, CMX994E in normal mixer intermod mode)**

I/Q Demodulator (combined performance of receiver sections, excluding LNA)	Notes	Min.	Typ.	Max.	Units
Gain					
450MHz		–	49	–	dB(V/V)
940MHz		–	49	–	dB(V/V)
1218MHz	24b	–	48	–	dB(V/V)
Noise Figure					
450MHz		–	14.5	–	dB
940MHz		–	16	–	dB
1218MHz	24b	–	17	–	dB
Third Order Intercept Point (Input)					
450MHz		–	11	–	dBm
940MHz		–	9.5	–	dBm
1218MHz	24b	–	7	–	dBm
Second Order Intercept Point (Input)					
100MHz to 600MHz	25	–	79	–	dBm
600MHz to 940MHz	25a	–	73	–	dBm
1dB Compression Point (Input)	24, 24a	–	0	–	dBm
Image Rejection (I/Q Gain/Phase Matching)					
LO Phase Correction On (CMX994 always On)		30	40	–	dB
LO Phase Correction Off (CMX994A/CMX994E)	24	25	–	–	dB
I/Q Amplitude Balance					
LO Phase Correction On (CMX994 always On)		–	± 0.03	± 0.2	dB
LO Phase Correction Off (CMX994A/CMX994E)	24	–	± 0.1	–	dB
I/Q Phase Balance					
LO Phase Correction On (CMX994 always On)		–	± 0.5	± 2.0	deg.
LO Phase Correction Off (CMX994A/CMX994E)	24	–	± 1	± 3	deg.
I/Q DC Offset Correction Steps	22	17	25	33	mV
I/Q DC Offset at Maximum Attenuation	20a	–	±15	±55	mV
I/Q Output Bandwidth	23	–	–	1.6	MHz
LO Divider Ratios (selectable)		–	2, 4 or 6	–	
I/Q Differential Output Voltage Swing	20	–	–	4.0	Vp-p
Blocking	21	93	96	–	dB

**AC Parameters – Direct Conversion Receiver Sections (CMX994E register \$15, b7 set to '1' (enhanced mixer intermodulation mode))**

I/Q Demodulator (CMX994E) (combined performance of receiver sections, excluding LNA)	Notes	Min.	Typ.	Max.	Units
Gain					
450MHz		–	49	52	dB(V/V)
1000MHz		–	49	52	dB(V/V)
1218MHz	24b	–	48	–	dB(V/V)

Noise Figure					
100MHz	–	14.5	–	dB	
450MHz	–	15	17	dB	
870MHz	–	16	–	dB	
1000MHz	–	16.5	–	dB	
1218MHz	24b	–	17	–	dB
Third Order Intercept Point (Input)					
100MHz	–	19	–	dBm	
450MHz	–	15	–	dBm	
870MHz	–	12	–	dBm	
1000MHz	–	11.5	–	dBm	
1218MHz	24b	–	10.5	–	dB
Second Order Intercept Point (Input)					
100MHz to 600MHz	25	–	79	–	dBm
600MHz to 1000MHz	25a	–	73	–	dBm
1dB Compression Point (Input)	24, 24a	–	0	–	dBm
Image Rejection (I/Q Gain/Phase Matching)					
LO Phase Correction On		30	40	–	dB
LO Phase Correction Off	24	25	–	–	dB
I/Q Amplitude Balance					
LO Phase Correction On		–	± 0.03	± 0.2	dB
LO Phase Correction Off	24	–	± 0.1	–	dB
I/Q Phase Balance					
LO Phase Correction On		–	± 0.5	± 2.0	deg.
LO Phase Correction Off	24	–	± 1	± 3	deg.
I/Q DC Offset Correction Steps	22	17	25	33	mV
I/Q DC Offset at Maximum Attenuation	20a	–	±15	±55	mV
I/Q Output Bandwidth	23	–	–	1.6	MHz
LO Divider Ratios (selectable)		–	2, 4 or 6	–	
LO Divider Noise Floor		–	-152	–	dBc/Hz
I/Q Differential Output Voltage Swing	20	–	–	4.0	Vp-p
Blocking	21	93	96	–	dB

The CMX994G offers guaranteed performance at 30MHz and is therefore recommended for radios operating 100MHz to 30MHz. Parameters for CMX994E are applicable to the CMX994G with additional items in the following table:

**AC Parameters – Direct Conversion Receiver Sections (CMX994G register \$15, b7 set to '1' (enhanced mixer intermodulation mode))**

I/Q Demodulator (CMX994G) (combined performance of receiver sections, excluding LNA)	Notes	Min.	Typ.	Max.	Units
Gain					
30MHz		42.5	–	–	dB(V/V)
Third Order Intercept Point (Input)					
30MHz		14	–	–	dBm
Image Rejection (I/Q Gain/Phase Matching)					

LO Phase Correction On	30	–	–	dB
I/Q Amplitude Balance				
LO Phase Correction On	–	–	$\pm 0.5$	dB
I/Q Phase Balance				
LO Phase Correction On	–	–	$\pm 2.0$	deg.
Tx Divider Output Level (TxLO)	45	-5.5	–	dBm

- Notes:
- 20. This is the maximum swing to guarantee meeting the third order distortion characteristics under the specified conditions and is not the maximum limiting value. For clarity, this means that the device has the capability to produce +/-1V on each of the differential outputs. The outputs are capable of driving a load resistance across the differential outputs of 1k $\Omega$ . This voltage output capability provides easy interfacing to other CML devices, like the CMX981, which has a maximum input signal amplitude of 2.4Vp-p.
  - 20a  $V_{\text{offset}}$  minimised using  $V_{\text{corr}}$  at minimum attenuation then with maximum baseband attenuation set  $V_{\text{offset}}$  is measured, mixer RF input terminated in 50 Ohms; see also section 8.1.2.
  - 21. Test method based on EN 300 166; including operation of selectable dividers.
  - 22. Register \$12, b2 = '0'.
  - 23. This is the maximum bandwidth of the I and Q output signals with no external capacitors fitted and with the filter calibration circuit disabled. The bandwidth of the I/Q output can be adjusted to suit the application by use of the I/Q filters. This bandwidth can be set by using external capacitors (see sections 6.2.2 and 6.2.3). Note that a 25kHz bandwidth on the I/Q filters supports a modulation signal bandwidth of 50kHz.
  - 24. Measured at 450MHz.
  - 24a Measured with baseband attenuations settings of 30dB and above, with less attenuation measurement is limited by the output compression point.
  - 24b Measurement configuration as Figure 9 / Table 10; CMX994A & CMX994E only.
  - 25. Average value of IIP2 measurements at  $\pm 1\text{MHz}$ ,  $\pm 5\text{MHz}$  and  $\pm 10\text{MHz}$  offsets using differential signals on I and Q channels, measurements every 100MHz over the range 100MHz to 600MHz.
  - 25a Average value of IIP2 measurements at  $\pm 1\text{MHz}$ ,  $\pm 5\text{MHz}$  and  $\pm 10\text{MHz}$  offsets using differential signals on I and Q channels, measurements at 600MHz and every 50MHz over the range 700MHz to 950MHz (1000MHz for CMX994A/CMX994E).
  - 45 TxLO frequency set to 60MHz.

Rx Direct Conversion Mixers	Notes	Min.	Typ.	Max.	Units
Gain					
450MHz	26	–	15	–	dB(V/V)
940MHz		–	15	–	dB(V/V)
Noise Figure					
450MHz	27	–	13.5	–	dB
Third Order Intercept Point (Input)					
450MHz	27, 24	–	11	–	dBm
Input Frequency Range (CMX994)	15	100	–	940	MHz
Input Frequency Range (CMX994A/CMX994E)	15	100	–	1218	MHz
LO Frequency Range before internal division (CMX994)	15	200	–	2000	MHz
LO Frequency Range before internal division (CMX994A/CMX994E)	15	200	–	2436	MHz
Input Impedance	29	–	–	–	$\Omega$
Zero-IF Signal Bandwidth					
at mixer output with CMX994 baseband		1	–		MHz
at mixer output with external baseband	29a	–	10		MHz
LO Leakage at Input	28	–	-80	–	dBm

- Notes:
- 26. Measured from matched input source.
  - 27. This is an indicative specification only as the parameter cannot be independently measured other than as part of the complete Rx Path.
  - 28. Measured at input to mixers with 100 Ohm termination.
  - 29. For further details see section 5.2
  - 29a. A 10MHz zero-IF signal bandwidth on the mixer I/Q output (pins IFLT1N, IFLT1P and QFLT1N, QFLT1P) supports a modulation signal bandwidth of 20MHz. See section 8.1.7.

Zero IF Amplifiers and Filters	Notes	Min.	Typ.	Max.	Units
Gain	26, 30	–	34	–	dB(V/V)
Noise Figure	27	–	–	10	dB
Third Order Intercept Point (Output)	27, 30a	–	>50	–	dBm
Output Impedance		–	20	–	$\Omega$
1dB Compression Point	27	-30	–	–	dBm
VGA Control Range	31	–	42	–	dB
VGA Step Size		4	6	8	dB
I/Q Output Bandwidth		–	–	1.6	MHz
I/Q Differential Output Voltage Swing	20	–	–	4.0	Vp-p
I/Q Output Common Mode		–	$AV_{DD}/2$	–	V
<b>Post Mixer Filter</b>					
Bandwidth (-3dB)	32, 37	–	88	–	kHz
<b>Adjacent Channel Rejection</b>					
Bandwidth (-3dB)	32	–	2	–	kHz
Scaling Factors		–	1 : 2 : 4	–	
Bandwidth Variation	33	–	–	5	%
<b>Third Order Intermodulation</b>					
Post Mixer Filter	27, 35	–	90	–	dBc
1 <sup>st</sup> Amplifier	27, 35	85	–	–	dBc
2 <sup>nd</sup> Amplifier	27, 36	85	–	–	dBc

- Notes:
- 30. The first amplifier stage has nominal gain of 15dB, the second stage has nominal gain of 22dB.
  - 30a. In-band intermodulation calculated from output signal assuming 50 $\Omega$  impedance; see also section 8.1.7.
  - 31. Eight VGA steps.
  - 32. Assumes the recommended external capacitors are used (see section 5.2.2).
  - 33. Assuming external resistors with 1% tolerance and external capacitors with 5% tolerance.
  - 34. Tested at maximum gain setting of VGA.
  - 35. Assuming two 200mVp-p tones at 25kHz and 50kHz.
  - 36. Assuming two 60mVp-p tones at 25kHz and 50kHz.
  - 37. The post mixer filter bandwidth will vary with VGA setting. This may typically be 30%, with the bandwidth reducing at lower gain settings.

**AC Parameters – Tx Output**

<b>Tx Divider</b>	<b>Notes</b>	<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>	<b>Units</b>
Input Frequency Range		100	–	2000	MHz
Output Frequency Range		100	–	1000	MHz
Divider Ratio		–	1, 2, 4 or 6	–	
Output Level	38	-5.5	-3.5	-1.5	dBm
Noise Floor	39	–	-146	–	dBc/Hz

Notes: 38. 448MHz output with LO divider ratio = 2; see section 8.4 for further information.  
 39. Noise at 5MHz offset, measured at 500MHz with 1GHz Local Oscillator.

**AC Parameters – Integer N PLL / VCO and LO input**



	<b>Notes</b>	<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>	<b>Unit</b>
<b>Phase Locked Loop</b>					
<i>Reference Input</i>					
Frequency		5	–	30	MHz
Level	40	0.5	–	–	Vp-p
Divide Ratios (R Counter)		2	–	32767	
<i>Synthesiser</i>					
Comparison Frequency ( $f_{\text{comparison}}$ )		–	–	500	kHz
Input Frequency Range		200	–	1100	MHz
Input Level		-10	-4	–	dBm
Divide Ratios (M Counter)		2	–	262143	
Charge Pump Current		–	$\pm 2.5$	–	mA
1Hz Normalised Phase Noise Floor	43	–	-216	–	dBc/Hz
<b>VCO Negative Resistance Amplifier</b>					
Frequency Range	42	200	–	1100	MHz
Phase Noise at 10kHz Offset	41	–	-96	–	dBc/Hz
Phase Noise at 100kHz Offset	41	–	-116	–	dBc/Hz
<b>VCO Buffer</b>					
Frequency Range		200	–	1100	MHz
<b>LO Input</b>					
Input Level	44	-15	-10	-5	dBm
Frequency Range		100	–	2436	MHz

Notes: 40. Sinewave or clipped sinewave.  
 41. With external components forming an 750MHz VCO and its LO divider value set to 4.  
 42. Operation will depend on the choice and layout of external resonant components.  
 43. 1Hz Normalised Phase Noise Floor (PN1Hz) can be used to calculate the phase noise within the PLL loop bandwidth by: Measured Phase Noise (in 1Hz) =  $-PN1Hz - 20\log_{10}(M) - 10\log_{10}(f_{\text{comparison}})$   
 44. Single-ended input as described in section 5.3.1.

**AC Parameters – C-BUS**


C-BUS Timings (See Figure 33)	Notes	Min.	Typ.	Max.	Units
$t_{CSE}$	CSN-enable to clock-high time	100	–	–	ns
$t_{CSH}$	Last clock-high to CSN-high time	100	–	–	ns
$t_{LOZ}$	Clock-low to reply output enable time	0.0	–	–	ns
$t_{HIZ}$	CSN-high to reply output 3-state time	–	–	1.0	$\mu$ s
$t_{CSOFF}$	CSN-high time between transactions	1.0	–	–	$\mu$ s
$t_{NXT}$	Inter-byte time	200	–	–	ns
$t_{CK}$	Clock-cycle time	200	–	–	ns
$t_{CH}$	Serial clock-high time	100	–	–	ns
$t_{CL}$	Serial clock-low time	100	–	–	ns
$t_{CDS}$	Command data set-up time	75.0	–	–	ns
$t_{CDH}$	Command data hold time	25.0	–	–	ns
$t_{RDS}$	Reply data set-up time	50.0	–	–	ns
$t_{RDH}$	Reply data hold time	0.0	–	–	ns

Maximum 30pF load on each C-BUS interface line.



**Figure 33 C-BUS Timing**

## 9.2 Packaging



Depending on the method of lead termination at the edge of the package, pull back (L1) may be present.

L minus L1 to be equal to, or greater than 0.3mm

The underside of the package has an exposed metal pad which should ideally be soldered to the pcb to enhance the thermal conductivity and mechanical strength of the package fixing. Where advised, an electrical connection to this metal pad may also be required

### Notes:

1. In this device, the underside of the Q4 package should be electrically connected to the analogue ground. The circuit board should be designed so that no unwanted short circuits can occur.
2. As package dimensions may change after publication of this datasheet, it is recommended that you check for the latest Packaging Information from the Datasheets page of the CML website: [www.cmlmicro.com].

**Figure 34 Q4 Mechanical Outline**

**Order as part no. CMX994Q4**

**CMX994AQ4**

**CMX994EQ4**

**CMX994GQ4**



# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

CML Micro:

[CMX994GQ4](#) [CMX994GQ4-REEL](#)