



MMFTP2319
P-Channel Enhancement Mode FET
P-Kanal FET – Anreicherungstyp

$I_D = -4.2\text{ A}$
 $R_{DS(on)} < 80\text{ m}\Omega$
 $T_{jmax} = 150^\circ\text{C}$

$V_{DS} = -40\text{ V}$
 $P_{tot} = 750\text{ mW}$

Version 2022-10-19

SOT-23
TO-236

SPICE Model & STEP File ¹⁾

Marking Code
UJ

HS Code 85412100**Typical Applications**

Signal processing
 Battery management
 Drivers
 Logic level converter
 Commercial / Industrial grade
 Suffix -Q: AEC-Q101 compliant ¹⁾
 Suffix -AQ: in AEC-Q101 qualification ¹⁾

Features

Fast switching times
 Compliant to RoHS (w/o exemp.)
 REACH, Conflict Minerals ¹⁾

Mechanical Data ¹⁾

Taped and reeled
 Weight approx.
 Case material
 Solder & assembly conditions



3000 / 7"
 0.01 g
 UL 94V-0
 260°C/10s
 MSL = 1

Typische Anwendungen

Signalverarbeitung
 Batteriemanagement
 Treiberstufen
 Logikpegelwandler
 Standardausführung
 Suffix -Q: AEC-Q101 konform ¹⁾
 Suffix -AQ: in AEC-Q101 Qualifikation ¹⁾

Besonderheiten

Schnelle Schaltzeiten
 Konform zu RoHS (ohne Ausn.)
 REACH, Konfliktmineralien ¹⁾

Mechanische Daten ¹⁾

Gegurtet auf Rolle
 Gewicht ca.
 Gehäusematerial
 Löt- und Einbaubedingungen

Maximum ratings ¹⁾**Grenzwerte ²⁾**

		MMFTP2319	
Drain-Source-voltage Drain-Source-Spannung	- V_{DS}	40 V	
Gate-Source-voltage Gate-Source-Spannung	D open V_{GSO}	$\pm 20\text{ V}$	
Power dissipation Verlustleistung	P_{tot}	750 mW ²⁾	
Drain current Drainstrom	DC $- I_D$	4.2 A	
Peak Drain current Drain-Spitzenstrom	$- I_{DM}$	30 A	
Junction temperature – Sperrschichttemperatur Storage temperature – Lagerungstemperatur	T_j T_s	-55...+150°C -55...+150°C	

- 1 Please note the [detailed information on our website](#) or at the beginning of the data book
 Bitte beachten Sie die [detaillierten Hinweise auf unserer Internetseite](#) bzw. am Anfang des Datenbuches
- 1 $T_A = 25^\circ\text{C}$, unless otherwise specified – $T_A = 25^\circ\text{C}$, wenn nicht anders angegeben
- 2 Mounted on P.C. board with 6.45 cm² copper pad at each terminal
 Montage auf Leiterplatte mit 6,45 cm² Kupferbelag (Lötpad) an jedem Anschluss

Characteristics (static)
Kennwerte (statisch)

$T_j = 25^{\circ}\text{C}$		Min.	Typ.	Max.
Drain-Source breakdown voltage – Drain-Source-Durchbruchspannung - $I_D = 250\ \mu\text{A}$		$-V_{(\text{BR})\text{DSS}}$	40 V	–
Drain-Source leakage current – Drain-Source-Leckstrom - $V_{\text{DS}} = 40\ \text{V}$		$-I_{\text{DSS}}$	–	–
Gate-Source leakage current – Gate-Source-Leckstrom $V_{\text{GS}} = \pm 20\ \text{V}$		I_{GSS}	–	–
Gate-Source threshold voltage – Gate-Source Schwellspannung $V_{\text{GS}} = V_{\text{GS}_t}, -I_D = 1\ \text{mA}$		$-V_{\text{GS}(\text{th})}$	1 V	–
Drain-Source on-state resistance – Drain-Source Einschaltwiderstand - $V_{\text{GS}} = 10\ \text{V}, -I_D = 3.1\ \text{A}$ - $V_{\text{GS}} = 4.5\ \text{V}, -I_D = 2.6\ \text{A}$		$R_{\text{DS}(\text{on})}$	–	–



Characteristics (dynamic)
Kennwerte (dynamisch)

Forward Transfer Admittance – Übertragungssteilheit - $V_{DS} = 10\ \text{V}, I_D = 4.2\ \text{A}$	g_{fs}	–	7.6 S	–
Input Capacitance – Eingangskapazität - $V_{DS} = 20\ \text{V}, f = 1\ \text{MHz}$	C_{iss}	–	1179 pF	–
Output Capacitance – Ausgangskapazität - $V_{DS} = 20\ \text{V}, f = 1\ \text{MHz}$	C_{oss}	–	82 pF	–
Reverse Transfer Capacitance – Rückwirkungskapazität - $V_{DS} = 20\ \text{V}, f = 1\ \text{MHz}$	C_{rss}	–	40 pF	–
Turn-On Time – Anstiegszeit - $V_{GS} = 10\ \text{V}, -V_{DD} = 20\ \text{V}, -I_D = 4.2\ \text{A}, R_G = 6\ \Omega$ (Fig. 1)	$t_{d(on)}$ t_r	–	15 ns 28 ns	–
Turn-Off Time – Abfallzeit - $V_{GS} = 0\ \text{V}, -V_{DD} = 20\ \text{V}, -I_D = 4.2\ \text{A}, R_G = 6\ \Omega$ (Fig. 1)	$t_{d(off)}$ t_f	–	19 ns 4 ns	–
Total Gate Charge – Gesamte Gate-Ladung - $V_{GS} = 10\ \text{V}, -V_{DD} = 20\ \text{V}, -I_D = 4.2\ \text{A}$	Q_g	–	20 nC	–
Gate-Source Charge – Gate-Source-Ladung - $V_{GS} = 10\ \text{V}, -V_{DD} = 20\ \text{V}, -I_D = 4.2\ \text{A}$	Q_{gs}	–	4 nC	–
Gate-Drain Charge – Gate-Drain-Ladung - $V_{GS} = 10\ \text{V}, -V_{DD} = 20\ \text{V}, -I_D = 4.2\ \text{A}$	Q_{gd}	–	2.6 nC	–
Intrinsic Gate resistance – Innerer Gatewiderstand $f = 1\ \text{MHz}$ D open	R_{Gi}	–	4.6 Ω	–

Fig. 1

Test circuit for switching times (R) and avalanche energy (L)
("rise" and "fall" refer to I_D)

Testaufbau für Schaltzeiten (R) und Avalanche-Energie (L)
("rise" und "fall" beziehen sich auf I_D)




Characteristics (diode)**Kennwerte (Diode)**






	$T_j = 25^\circ\text{C}$	Min.	Typ.	Max.
Forward voltage – Durchlass-Spannung $V_{GS} = 0\text{ V}$ $-I_S = 1.3\text{ A}$	$-V_{SD}$	–	–	1.2 V
Reverse recovery time – Sperrverzugszeit $I_S = 4.2\text{ A}$, $di/dt = -100\text{ A}/\mu\text{s}$	t_{rr}	–	13.3 ns	–
Reverse recovery charge – Sperrverzugsladung $I_S = 4.2\text{ A}$, $di/dt = -100\text{ A}/\mu\text{s}$	Q_{rr}	–	8.5 nC	–

Characteristics (thermal)**Kennwerte (thermisch)**

Thermal resistance junction to ambient Wärmewiderstand Sperrschicht – Umgebung	$t = 5\text{ s}$ Steady State	R_{thA}	$< 100\text{ K/W}$ $< 166\text{ K/W}^1)$
---	----------------------------------	-----------	---

Dimensions – Maße [mm]

1 Mounted on P.C. board with 6.45 mm² copper pad at each terminal
Montage auf Leiterplatte mit 6.45 mm² Kupferbelag (Lötpad) an jedem Anschluss



Disclaimer: See data book page or [website](#)
Haftungsschluss: Siehe Datenbuch Seite 2 oder [Internet](#)