



Sheet Index

- 1 Contents
- 2 IO, Pmods and Zmods
- 3 USB Hub
- 4 USB FIFO/SPI
- 5 Configuration
- 6 FPGA Banks
- 7 FPGA Banks
- 8 FPGA Power
- 9 DDR3 Memory
- 10 Platform MCU
- 11 Power Regulation
- 12 Power regulation
- 13 USB JTAG/UART

Block Diagram



Power Tree










DDRVCC Select

DDRVCC = 1.35V with switch in on position
DDRVCC = 1.5V with switch in off position

Terms of Use. The contents are provided "AS IS". DIGILENT DISCLAIMS ALL WARRANTIES, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF INTELLECTUAL PROPERTY. The contents could contain technical inaccuracies, typographical errors or out-of-date information. Information may be updated or changed at any time, without notice. Use of such information is therefore at your own risk. Digilent may at any time revise these Terms of Use. You are bound by such revisions and should therefore visit <https://store.digilentinc.com/terms-of-use/> to review the current Terms of Use.


Limitation of Liability. DIGILENT WILL NOT BE LIABLE FOR DIRECT, INDIRECT, SPECIAL, INCIDENTAL, COVER, ECONOMIC, OR CONSEQUENTIAL DAMAGES ARISING OUT OF THE USE OR INABILITY TO USE THE CONTENTS EVEN IF DIGILENT IS ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Title USB104 A7		Rev B.2 Copyright 2020
Circuit Tables and Contents		
Doc# 500-398		
Engineer MTA		
Author GMA		
Date 5/12/2020		
Sheet# 1 out of 13		




Title		Rev
USB104 A7		B.2
Circuit		IO, Pmods and Zmods
Doc#		500-398
Engineer		MTA
Author		GMA
Date		5/12/2020
Sheet#		2 out of 13






CFG_SEL1	CFG_SEL0	Hub Configuration
0	0	Default Configuration, Strapping Enabled, Self Powered
0	1	Configured via SMBus, Strapping disabled
1	0	Default Configuration, Strapping Enabled, Bus Powered
1	1	Configured via I2C EEPROM, Strapping disabled

NOM_REM1	NOM_REM0	Port Configuration
0	0	All ports are removable
0	1	Port 1 is non-removable
1	0	Ports 1 and 2 are non-removable
1	1	When available, ports 1, 2, and 3 are non-removable




Note: CFG_SELx and NON_REMx are sampled on the rising edge of RESET_N



Note: Use of LOCAL_PWR requires the hub to be configured via SMBus or EEPROM.







Title		Rev
USB104 A7		B.2
Circuit		Copyright 2020
USB HUB		
Doc#		500-398
Engineer		MTA
Author		GMA
Date		5/12/2020
Sheet#		3 out of 13





Title		Rev
USB104 A7		B.2
Circuit		Copyright 2020
Doc#		500-398
Engineer		MTA
Author		GMA
Date		5/12/2020
Sheet#		4 out of 13






Title		Rev
USB104 A7		B.2
Circuit		Copyright 2020
Doc#		500-398
Engineer		MTA
Author		GMA
Date		5/12/2020
Sheet#		5 out of 13



IC7A


BANK 14



XC7A100T-1CSG324I

IC7C


BANK 16



XC7A100T-1CSG324I

IC7B

BANK 15



XC7A100T-1CSG324I




Title		Rev
USB104 A7		B.2
Circuit		Copyright 2020
FPGA Banks		
Doc#		500-398
Engineer		MTA
Author		GMA
Date		5/12/2020
Sheet#		6 out of 13



IC7D


BANK 34




XC7A100T-1CSG324I

IC7E

BANK 35



XC7A100T-1CSG324I



Title

USB104 A7

Rev

B.2
Copyright 2020

Circuit

FPGA Banks

Doc#

500-398

Engineer

MTA

Author

GMA

Date









5/12/2020

Sheet#


7 out of 13









J4
No Load
Program/Debug using MPLAB SNAP Debugger
Pin 2 of the SNAP connects to pin 1 on the board
SNAP Pinout: <http://microchipdeveloper.com/pickit4:interface-pinouts>




DDRVCC_SEL	DDRVCC Voltage
0	1.35 Volts
1	1.50 Volts

Note: DDRVCC_SEL is only sampled one time during each boot sequence.











Title USB104 A7		Rev B.2 Copyright 2020
Circuit Platform MCU		
Doc# 500-398		
Engineer MTA		
Author GMA		
Date 5/12/2020		
Sheet# 10 out of 13		



Title		Rev
USB104 A7		B.2
Circuit		Copyright 2020
Power Regulation		
Doc#	500-398	
Engineer	MTA	
Author	GMA	
Date	5/12/2020	
Sheet#	11 out of 13	





Title		Rev
USB104 A7		B.2
Circuit		Copyright 2020
Power Regulation		
Doc#	500-398	
Engineer	MTA	
Author	GMA	
Date	5/12/2020	
Sheet#	12 out of 13	



This Page Intentionally Left Blank

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Digilent:

410-398