

Evaluating the ADG1206L/ADG1207L, Low Capacitance, 16- and 8-Channel iCMOS Multiplexers with 1.2 V and 1.8 V JEDEC Logic Compliance**FEATURES**

- ▶ Single inline headers provide flexibility for the field programmable gate array (FPGA) or microcontroller 1.2 V or 1.8 V logic input signals
- ▶ SMD pin resistor or capacitor sockets available for the addition of passive components
- ▶ SMB connector sockets provide flexibility for the input and output signals

EVALUATION KIT CONTENTS

- ▶ EVAL-ADG1206LEBZ evaluation board
- ▶ EVAL-ADG1207LEBZ evaluation board

DOCUMENTS NEEDED

- ▶ [ADG1206L/ADG1207L](#) data sheet
- ▶ EVAL-ADG1206LEBZ/EVAL-ADG1207LEBZ user guide

EQUIPMENT NEEDED

- ▶ DC voltage source (V_{DD}/V_{SS})
 - ▶ ± 15 V for dual supply
- ▶ Optional digital logic supply (V_L)
 - ▶ 1.1 V to 1.3 V for 1.2 V logic
 - ▶ 1.65 V to 1.95 V for 1.8 V logic
- ▶ Analog signal source
- ▶ Method to measure voltage, such as a digital multimeter (DMM)

GENERAL DESCRIPTION

The EVAL-ADG1206LEBZ/EVAL-ADG1207LEBZ are the evaluation boards for the ADG1206L/ADG1207L. The ADG1206L/ADG1207L contain sixteen single channels and eight differential channels, respectively. The ADG1206L switches one of sixteen inputs to a common output, as determined by 4-bit binary address lines A0, A1, A2, and A3. The ADG1207L switches one of eight differential inputs to a common differential output, as determined by the 3-bit binary address lines, A0, A1, and A2. The enable pin (EN) on both devices is used to enable or disable the device. When disabled, all channels are switched off. When on, each channel conducts equally well in both directions and has an input signal range that extends to the supplies.

An external V_L supply pin provides logic control flexibility for lower logic controls. The ADG1206L/ADG1207L is both 1.2 V and 1.8 V JEDEC standard compliant.

[Figure 1](#) and [Figure 2](#) show the EVAL-ADG1206LEBZ and EVAL-ADG1207LEBZ in a typical evaluation setup. The ADG1206L/ADG1207L is placed in the center of the evaluation board, and wire screw terminals are provided to connect to each source and drain pin. Three screw terminals are used to power the device and an external pin provides users with a defined digital logic supply voltage. Alternatively, the digital logic supply voltage can be supplied from 5-pin and 6-pin headers.

Full specifications on the ADG1206L/ADG1207L are available in the ADG1206L/ADG1207L data sheet, which must be consulted in conjunction with this user guide when using the EVAL-ADG1206LEBZ/EVAL-ADG1207LEBZ.

TABLE OF CONTENTS

Features.....	1	Power Supply.....	4
Evaluation Kit Contents.....	1	Link Headers.....	4
Documents Needed.....	1	SMB Connectors.....	4
Equipment Needed.....	1	Input Signals.....	4
General Description.....	1	Evaluation Board Schematics and Artwork.....	5
Evaluation Board Photographs.....	3	Ordering Information.....	13
Evaluation Board Hardware.....	4	Bill of Materials.....	13

REVISION HISTORY

1/2023—Revision 0: Initial Version

EVALUATION BOARD PHOTOGRAPHS




Figure 1. EVAL-ADG1206LEBZ




Figure 2. EVAL-ADG1207LEBZ

EVALUATION BOARD HARDWARE

POWER SUPPLY

Connector P6 provides access to the supply pins of the [ADG1206L/ADG1207L](#). V_{DD} , GND, and V_{SS} on the P6 terminal block link to the appropriate pins on the ADG1206L/ADG1207L. For dual-supply voltages, the EVAL-ADG1206LEBZ/EVAL-ADG1207LEBZ can be powered at ± 15 V. For single-supply voltages, the GND and V_{SS} terminals must be connected and power the EVAL-ADG1206LEBZ/EVAL-ADG1207LEBZ with 12 V. Additionally, 1.1 V to 1.95 V is supplied to the V_L pin of the ADG1206L/ADG1207L.

LINK HEADERS

The EVAL-ADG1206LEBZ/EVAL-ADG1207LEBZ provide several link options that must be set at the required operating conditions before use.

[Table 1](#) describes the positioning of the links necessary for controlling the EVAL-ADG1206LEBZ/EVAL-ADG1207LEBZ via link headers. The functions of these link options are described in detail in [Table 2](#).

Table 1. Link Header Descriptions

Link	Position	Description
JP1 to JP5 (ADG1206L)	A	V_L
JP1 to JP4 (ADG1207L)	A	V_L
	B	GND

Table 2. Link Header Functions

Link	Function
JP1 to JP5 (ADG1206L)	This link selects the source of the A_x voltage supplied to the ADG1206L.
JP1 to JP4 (ADG1207L)	This link selects the source of the A_x voltage supplied to the ADG1207L. Position A selects V_L from P7. Position B selects 0 V or GND.

SMB CONNECTORS

The parallel interface of the ADG1206L/ADG1207L is controlled manually using the link headers of JP1 to JP5 (EVAL-ADG1206LEBZ), JP1 to JP4 (EVAL-ADG1207LEBZ), or it can be accessed using the SMB connectors, J20 to J24 (EVAL-ADG1206LEBZ) and J20 to J23 (EVAL-ADG1207LEBZ). To use the SMB connectors, remove the link headers of JP1 to JP5 (EVAL-ADG1206LEBZ) and JP1 to JP4 (EVAL-ADG1207LEBZ).

INPUT SIGNALS

Provided in the EVAL-ADG1206LEBZ/EVAL-ADG1207LEBZ are screw connectors P1, P2, P3, P4, and P5 to connect to both the source and drain pins of the ADG1206L/ADG1207L. Additional SMB connector pads are available if extra connections are required.

Each trace on the source and drain side includes two sets of 0603 pads, which can place a load on the signal path to ground. A 0 Ω resistor is placed in the signal path and can be replaced with a user-defined value. The resistor combined with the 0603 pads can create a simple RC filter.

EVALUATION BOARD SCHEMATICS AND ARTWORK




Figure 3. EVAL-ADG1206LEBZ Evaluation Board Schematic

EVALUATION BOARD SCHEMATICS AND ARTWORK




Figure 4. EVAL-ADG1206LEBZ Silkscreen




Figure 5. EVAL-ADG1206LEBZ Top Layer

EVALUATION BOARD SCHEMATICS AND ARTWORK




Figure 6. EVAL-ADG1206LEBZ Layer 2




Figure 7. EVAL-ADG1206LEBZ Layer 3

EVALUATION BOARD SCHEMATICS AND ARTWORK




Figure 8. EVAL-ADG1206LEBZ Bottom Layer

EVALUATION BOARD SCHEMATICS AND ARTWORK




Figure 9. EVAL-ADG1207LEBZ Evaluation Board Schematic

P6
 VSS AGND VDD
 C22 C21
 C20 C19
 J1
 S1A
 J2
 S2A
 J3
 S3A
 J4
 S4A
 P1
 AGND
 TP27
 S5A
 J5
 S6A
 J6
 S7A
 J7
 S8A
 J8
 P2
 S8A S7A S6A S5A
 A0
 A1
 A2
 EN
 VL
 C27
 AGND
 TP28
 C24
 J9
 S1B
 J10
 S2B
 J11
 S3B
 J12
 S4B
 J13
 S5B
 J14
 S6B
 J15
 S7B
 J16
 S8B
 J18
 DB
 J17
 DA
 P3
 AGND
 TP31
 S4B S3B S2B S1B
 P4
 S8B S7B S6B S5B
 P5
 DA DB
 TP29
 J20
 EN
 A0
 J21
 VL
 A1
 J22
 VL
 A2
 J23
 VL
 S1B
 TP9
 S2B
 TP20
 S3B
 TP21
 S4B
 TP22
 S5B
 TP23
 S6B
 TP24
 S7B
 TP25
 S8B
 TP26
 S8B
 TP27
 S8B
 TP28
 S8B
 TP29
 S8B
 TP30
 S8B
 TP31
 S8B
 TP32
 S8B
 TP33
 S8B
 TP34
 S8B
 TP35
 S8B
 TP36
 S8B
 TP37
 S8B
 TP38
 S8B
 TP39
 S8B
 TP40
 S8B
 TP41
 S8B
 TP42
 S8B
 TP43
 S8B
 TP44
 S8B
 TP45
 S8B
 TP46
 S8B
 TP47
 S8B
 TP48
 S8B
 TP49
 S8B
 TP50
 S8B
 TP51
 S8B
 TP52
 S8B
 TP53
 S8B
 TP54
 S8B
 TP55
 S8B
 TP56
 S8B
 TP57
 S8B
 TP58
 S8B
 TP59
 S8B
 TP60
 S8B
 TP61
 S8B
 TP62
 S8B
 TP63
 S8B
 TP64
 S8B
 TP65
 S8B
 TP66
 S8B
 TP67
 S8B
 TP68
 S8B
 TP69
 S8B
 TP70
 S8B
 TP71
 S8B
 TP72
 S8B
 TP73
 S8B
 TP74
 S8B
 TP75
 S8B
 TP76
 S8B
 TP77
 S8B
 TP78
 S8B
 TP79
 S8B
 TP80
 S8B
 TP81
 S8B
 TP82
 S8B
 TP83
 S8B
 TP84
 S8B
 TP85
 S8B
 TP86
 S8B
 TP87
 S8B
 TP88
 S8B
 TP89
 S8B
 TP90
 S8B
 TP91
 S8B
 TP92
 S8B
 TP93
 S8B
 TP94
 S8B
 TP95
 S8B
 TP96
 S8B
 TP97
 S8B
 TP98
 S8B
 TP99
 S8B
 TP100
 S8B
 TP101
 S8B
 TP102
 S8B
 TP103
 S8B
 TP104
 S8B
 TP105
 S8B
 TP106
 S8B
 TP107
 S8B
 TP108
 S8B
 TP109
 S8B
 TP110
 S8B
 TP111
 S8B
 TP112
 S8B
 TP113
 S8B
 TP114
 S8B
 TP115
 S8B
 TP116
 S8B
 TP117
 S8B
 TP118
 S8B
 TP119
 S8B
 TP120
 S8B
 TP121
 S8B
 TP122
 S8B
 TP123
 S8B
 TP124
 S8B
 TP125
 S8B
 TP126
 S8B
 TP127
 S8B
 TP128
 S8B
 TP129
 S8B
 TP130
 S8B
 TP131
 S8B
 TP132
 S8B
 TP133
 S8B
 TP134
 S8B
 TP135
 S8B
 TP136
 S8B
 TP137
 S8B
 TP138
 S8B
 TP139
 S8B
 TP140
 S8B
 TP141
 S8B
 TP142
 S8B
 TP143
 S8B
 TP144
 S8B
 TP145
 S8B
 TP146
 S8B
 TP147
 S8B
 TP148
 S8B
 TP149
 S8B
 TP150
 S8B
 TP151
 S8B
 TP152
 S8B
 TP153
 S8B
 TP154
 S8B
 TP155
 S8B
 TP156
 S8B
 TP157
 S8B
 TP158
 S8B
 TP159
 S8B
 TP160
 S8B
 TP161
 S8B
 TP162
 S8B
 TP163
 S8B
 TP164
 S8B
 TP165
 S8B
 TP166
 S8B
 TP167
 S8B
 TP168
 S8B
 TP169
 S8B
 TP170
 S8B
 TP171
 S8B
 TP172
 S8B
 TP173
 S8B
 TP174
 S8B
 TP175
 S8B
 TP176
 S8B
 TP177
 S8B
 TP178
 S8B
 TP179
 S8B
 TP180
 S8B
 TP181
 S8B
 TP182
 S8B
 TP183
 S8B
 TP184
 S8B
 TP185
 S8B
 TP186
 S8B
 TP187
 S8B
 TP188
 S8B
 TP189
 S8B
 TP190
 S8B
 TP191
 S8B
 TP192
 S8B
 TP193
 S8B
 TP194
 S8B
 TP195
 S8B
 TP196
 S8B
 TP197
 S8B
 TP198
 S8B
 TP199
 S8B
 TP200
 S8B
 TP201
 S8B
 TP202
 S8B
 TP203
 S8B
 TP204
 S8B
 TP205
 S8B
 TP206
 S8B
 TP207
 S8B
 TP208
 S8B
 TP209
 S8B
 TP210
 S8B
 TP211
 S8B
 TP212
 S8B
 TP213
 S8B
 TP214
 S8B
 TP215
 S8B
 TP216
 S8B
 TP217
 S8B
 TP218
 S8B
 TP219
 S8B
 TP220
 S8B
 TP221
 S8B
 TP222
 S8B
 TP223
 S8B
 TP224
 S8B
 TP225
 S8B
 TP226
 S8B
 TP227
 S8B
 TP228
 S8B
 TP229
 S8B
 TP230
 S8B
 TP231
 S8B
 TP232
 S8B
 TP233
 S8B
 TP234
 S8B
 TP235
 S8B
 TP236
 S8B
 TP237
 S8B
 TP238
 S8B
 TP239
 S8B
 TP240
 S8B
 TP241
 S8B
 TP242
 S8B
 TP243
 S8B
 TP244
 S8B
 TP245
 S8B
 TP246
 S8B
 TP247
 S8B
 TP248
 S8B
 TP249
 S8B
 TP250
 S8B
 TP251
 S8B
 TP252
 S8B
 TP253
 S8B
 TP254
 S8B
 TP255
 S8B
 TP256
 S8B
 TP257
 S8B
 TP258
 S8B
 TP259
 S8B
 TP260
 S8B
 TP261
 S8B
 TP262
 S

Rev. 0 | 10 of 13

EVALUATION BOARD SCHEMATICS AND ARTWORK




Figure 12. EVAL-ADG1207LEBZ Layer 2




Figure 13. EVAL-ADG1207LEBZ Layer 3

EVALUATION BOARD SCHEMATICS AND ARTWORK




Figure 14. EVAL-ADG1207LEBZ Bottom Layer

ORDERING INFORMATION

BILL OF MATERIALS

Table 3.

Reference Designator	Description	Manufacturer	Part Number
C21, C22 to C27	50 V tantalum capacitors, 10 μ F, D size	Kemet	T491D106K050AT
C19, C20, C23 to C26	50 V, X7R multilayer ceramic capacitors, 0.1 μ F, 0603	Vishay	VJ0603Y104KXAAAC31X
C1 to C18	Not placed	Not applicable	Not applicable
R17 to R32, R35, R36	Not placed	Not applicable	Not applicable
R1 to R16, R33, R34	Resistors, 0 Ω , 0603, 1%	Vishay	CRCW06030000Z0EA
J1 to J24	50 Ω , SMB sockets, not placed	Amphenol	SMB1251B1-3GT30G-50
S1A to S8A, S1B to S8B, S1 to S16, DA, DB, D, A0 to A3, V_{DD} , V_{SS} , V_L	Red test points	Vero Technologies	20-313137
AGND1 to AGND5	Black test points	Vero Technologies	20-2137
P1 to P4	4-pin terminal block, 5 mm	Camdenboss Ltd.	CTB5000/4
P5	2-pin terminal block, 5 mm	Camdenboss Ltd.	CTB5000/2
P6	3-pin terminal block, 5 mm	Phoenix Contact	1803280
P7	Header RA, 3.81 mm	Samtec	TSW-106-08-G-S
JP1 to JP5	3-pin single inline (SIL) header and shorting link	Harwin	M20-9990345
U1	ADG1206L/ADG1207L, low capacitance, 16-channel and 8-channel iCMOS multiplexers with 1.2 V and 1.8 V JEDEC logic compliance	Analog Devices Inc.	ADG1206L/ADG1207L

**ESD Caution**

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Legal Terms and Conditions

By using the evaluation board discussed herein (together with any tools, components documentation or support materials, the "Evaluation Board"), you are agreeing to be bound by the terms and conditions set forth below ("Agreement") unless you have purchased the Evaluation Board, in which case the Analog Devices Standard Terms and Conditions of Sale shall govern. Do not use the Evaluation Board until you have read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement. This Agreement is made by and between you ("Customer") and Analog Devices, Inc. ("ADI"), with its principal place of business at Subject to the terms and conditions of the Agreement, ADI hereby grants to Customer a free, limited, personal, temporary, non-exclusive, non-sublicensable, non-transferable license to use the Evaluation Board FOR EVALUATION PURPOSES ONLY. Customer understands and agrees that the Evaluation Board is provided for the sole and exclusive purpose referenced above, and agrees not to use the Evaluation Board for any other purpose. Furthermore, the license granted is expressly made subject to the following additional limitations: Customer shall not (i) rent, lease, display, sell, transfer, assign, sublicense, or distribute the Evaluation Board; and (ii) permit any Third Party to access the Evaluation Board. As used herein, the term "Third Party" includes any entity other than ADI, Customer, their employees, affiliates and in-house consultants. The Evaluation Board is NOT sold to Customer; all rights not expressly granted herein, including ownership of the Evaluation Board, are reserved by ADI. CONFIDENTIALITY. This Agreement and the Evaluation Board shall all be considered the confidential and proprietary information of ADI. Customer may not disclose or transfer any portion of the Evaluation Board to any other party for any reason. Upon discontinuation of use of the Evaluation Board or termination of this Agreement, Customer agrees to promptly return the Evaluation Board to ADI. ADDITIONAL RESTRICTIONS. Customer may not disassemble, decompile or reverse engineer chips on the Evaluation Board. Customer shall inform ADI of any occurred damages or any modifications or alterations it makes to the Evaluation Board, including but not limited to soldering or any other activity that affects the material content of the Evaluation Board. Modifications to the Evaluation Board must comply with applicable law, including but not limited to the RoHS Directive. TERMINATION. ADI may terminate this Agreement at any time upon giving written notice to Customer. Customer agrees to return to ADI the Evaluation Board at that time. LIMITATION OF LIABILITY. THE EVALUATION BOARD PROVIDED HEREUNDER IS PROVIDED "AS IS" AND ADI MAKES NO WARRANTIES OR REPRESENTATIONS OF ANY KIND WITH RESPECT TO IT. ADI SPECIFICALLY DISCLAIMS ANY REPRESENTATIONS, ENDORSEMENTS, GUARANTEES, OR WARRANTIES, EXPRESS OR IMPLIED, RELATED TO THE EVALUATION BOARD INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, TITLE, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT WILL ADI AND ITS LICENSORS BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES RESULTING FROM CUSTOMER'S POSSESSION OR USE OF THE EVALUATION BOARD, INCLUDING BUT NOT LIMITED TO LOST PROFITS, DELAY COSTS, LABOR COSTS OR LOSS OF GOODWILL. ADI'S TOTAL LIABILITY FROM ANY AND ALL CAUSES SHALL BE LIMITED TO THE AMOUNT OF ONE HUNDRED US DOLLARS (\$100.00). EXPORT. Customer agrees that it will not directly or indirectly export the Evaluation Board to another country, and that it will comply with all applicable United States federal laws and regulations relating to exports. GOVERNING LAW. This Agreement shall be governed by and construed in accordance with the substantive laws of the Commonwealth of Massachusetts (excluding conflict of law rules). Any legal action regarding this Agreement will be heard in the state or federal courts having jurisdiction in Suffolk County, Massachusetts, and Customer hereby submits to the personal jurisdiction and venue of such courts. The United Nations Convention on Contracts for the International Sale of Goods shall not apply to this Agreement and is expressly disclaimed.



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Analog Devices Inc.:](#)

[EVAL-ADG1206LEBZ](#)