

## Multi-output driver for automotive applications

### Datasheet - production data



PowerSSO-36

## Features

- AEC-Q100 qualified
- Three half bridges for 0.75 A loads ( $R_{DSon}=1600\text{ m}\Omega$ )
- Two configurable high-side drivers for up to 1.5 A load ( $R_{DSon}=500\text{ m}\Omega$ ) or 0.35 A load ( $R_{DSon}=1800\text{ m}\Omega$ )
- One full bridge for 6 A load ( $R_{DSon}=150\text{ m}\Omega$ )
- One high-side driver for 6 A load ( $R_{DSon}=100\text{ m}\Omega$ )
- Programmable soft start function to drive loads with higher inrush currents (i.e. current  $>6\text{ A}$ ,  $>1.5\text{ A}$ )
- Very low current consumption in standby mode ( $I_S < 6\text{ }\mu\text{A typ}$ ;  $T_j \leq 85\text{ }^\circ\text{C}$ )
- All outputs short circuit protected
- Current monitor output for high-side OUT1, OUT4, OUT5 and OUT8
- All outputs over temperature protected
- Open-load diagnostic for all outputs



- Overload diagnostic for all outputs
- PWM control of all outputs
- Charge pump output for reverse polarity protection

## Applications

L99MOD devices are recommended for those applications that need multiple motors control with additional loads in high-side configuration, such as bulbs/LEDs or requiring protected supply, like sensors or cameras.

## Description

The L99MOD53XP is a microcontroller-driven multifunctional actuator driver for automotive applications.

Up to three DC motors and three grounded resistive loads can be driven with five half bridges and three high-side drivers.

The integrated SPI controls all operating modes (forward, reverse, brake and high impedance). Also all diagnostic information is available via SPI read.

Table 1. Device summary

Package	Order codes	Packing
PowerSSO-36	L99MOD53XPTR	Tape and reel

## Contents

<b>1</b>	<b>Block diagram and pin description</b>	<b>6</b>
<b>2</b>	<b>Electrical specifications</b>	<b>9</b>
2.1	Absolute maximum ratings	9
2.2	ESD protection	9
2.3	Thermal data	9
2.4	Electrical characteristics	10
2.5	SPI - electrical characteristics	14
<b>3</b>	<b>Application information</b>	<b>19</b>
3.1	Dual power supply: VS and VCC	19
3.2	Standby mode	19
3.3	Inductive loads	19
3.4	Diagnostic functions	19
3.5	Overvoltage and under voltage detection	20
3.6	Charge pump	20
3.7	Temperature warning and thermal shutdown	20
3.8	Open-load detection	20
3.9	Over load detection	20
3.10	Current monitor	21
3.11	PWM inputs	21
3.12	Cross-current protection	21
3.13	Programmable soft start function to drive loads with higher inrush current	21
<b>4</b>	<b>Functional description of the SPI</b>	<b>23</b>
4.1	Serial Peripheral Interface (SPI)	23
4.2	Chip Select Not (CSN)	23
4.3	Serial Data In (DI)	23
4.4	Serial Data Out (DO)	23
4.5	Serial clock (CLK)	24
4.6	Input data register	24

4.7	Status register .....	24
4.8	SPI - input data and status registers .....	25
<b>5</b>	<b>Package and PCB thermal data .....</b>	<b>27</b>
5.1	PowerSSO-36 thermal data .....	27
<b>6</b>	<b>Package and packing information .....</b>	<b>29</b>
6.1	ECOPACK .....	29
6.2	PowerSSO-36 package information .....	29
6.3	PowerSSO-36 packing information .....	31
<b>7</b>	<b>Revision history .....</b>	<b>32</b>

## List of tables

Table 1.	Device summary . . . . .	1
Table 2.	Pin definitions and functions . . . . .	7
Table 3.	Absolute maximum ratings . . . . .	9
Table 4.	ESD protection . . . . .	9
Table 5.	Operating junction temperature . . . . .	9
Table 6.	Temperature warning and thermal shutdown . . . . .	10
Table 7.	Supply . . . . .	10
Table 8.	Overshoot and under voltage detection . . . . .	10
Table 9.	Current monitor output . . . . .	11
Table 10.	Charge pump output . . . . .	11
Table 11.	OUT1 - OUT8 . . . . .	12
Table 12.	Delay time from standby to active mode . . . . .	14
Table 13.	Inputs: CSN, CLK, PWM1/2 and DI . . . . .	14
Table 14.	DI timing . . . . .	14
Table 15.	DO . . . . .	15
Table 16.	DO timing . . . . .	15
Table 17.	CSN timing . . . . .	16
Table 18.	SPI - input data and status registers 0 . . . . .	25
Table 19.	PowerSSO-36 mechanical data . . . . .	29
Table 20.	Document revision history . . . . .	32

## List of figures

Figure 1.	Block diagram . . . . .	6
Figure 2.	Configuration diagram (top view) . . . . .	7
Figure 3.	SPI - transfer timing diagram . . . . .	16
Figure 4.	SPI - input timing. . . . .	16
Figure 5.	SPI - DO valid data delay time and valid time. . . . .	17
Figure 6.	SPI - DO enable and disable time. . . . .	17
Figure 7.	SPI - driver turn on / off timing, minimum CSN hi time . . . . .	18
Figure 8.	SPI - timing of status bit 0 (fault condition) . . . . .	18
Figure 9.	Programmable soft start function for inductive loads and incandescent bulbs . . . . .	22
Figure 10.	PowerSSO-36 2 layer PCB. . . . .	27
Figure 11.	PowerSSO-36 4 layer PCB. . . . .	27
Figure 12.	PowerSSO-36 thermal impedance junction to ambient vs PCB copper area . . . . .	28
Figure 13.	PowerSSO-36 package dimensions . . . . .	29
Figure 14.	PowerSSO-36 tape and reel shipment (suffix "TR") . . . . .	31

# 1 Block diagram and pin description

Figure 1. Block diagram




Figure 2. Configuration diagram (top view)




Table 2. Pin definitions and functions

Pin	Symbol	Function
1, 18, 19, 36	GND	Ground: reference potential. Important: for the capability of driving the full current at the outputs all pins of GND must be externally connected.
2, 35	OUT8	High-side-driver-output 8 The output is built by a high-side switch and is intended for resistive loads, hence the internal reverse diode from GND to the output is missing. For ESD reason a diode to GND is present but the energy which can be dissipated is limited. The high-side driver is a power DMOS transistor with an internal parasitic reverse diode from the output to VS (bulk-drain-diode). The output is over-current and open-load protected. Important: for the capability of driving the full current at the outputs both pins of OUT8 must be externally connected.
3 4 5	OUT1 OUT2 OUT3	Half-bridge-output 1,2,3 The output is built by a high-side and a low-side switch, which are internally connected. The output stage of both switches is a power DMOS transistor. Each driver has an internal parasitic reverse diode (bulk-drain-diode: high-side driver from output to VS, low-side driver from GND to output). This output is over-current and open-load protected.

Table 2. Pin definitions and functions (continued)

Pin	Symbol	Function
6, 7, 14, 15, 23, 25, 28, 32	VS	Power supply voltage (external reverse protection required) For this input a ceramic capacitor as close as possible to GND is recommended. Important: for the capability of driving the full current at the outputs all pins of VS must be externally connected.
8	DI	Serial data input The input requires CMOS logic levels and receives serial data from the microcontroller. The data is a 24bit control word and the least significant bit (LSB, bit 0) is transferred first.
9	CM/PWM2	Current monitor output/PWM2 input Depending on the selected multiplexer bits of input data register this output sources an image of the instant current through the corresponding high-side driver with a ratio of 1/10.000. This pin is bidirectional. The microcontroller can overdrive the current monitor signal to provide a second PWM input for the output OUT7.
10	CSN	Chip select not input This input is low active and requires CMOS logic levels. The serial data transfer between L99MOD53XP and micro controller is enabled by pulling the input CSN to low level.
11	DO	Serial data output The diagnosis data is available via the SPI and this 3-state output. The output will remain in 3-state, if the chip is not selected by the input CSN (CSN = high)
12	VCC	Logic supply voltage For this input a ceramic capacitor as close as possible to GND is recommended.
13	CLK	Serial clock input This input controls the internal shift register of the SPI and requires CMOS logic levels.
16, 17, 20, 21	OUT4 OUT5	Half-bridge-output 4,5: → see OUT1 (pin 3). Important: for the capability of driving the full current at the outputs both pins of OUT4 (OUT5, respectively) must be externally connected.
26	CP	Charge pump output This output is provided to drive the gate of an external n-channel PowerMOS used for reverse polarity protection
27	PWM1	PWM1 input: This input signal can be used to control the drivers OUT1-OUT6 and OUT8 by an external PWM signal.
31 33	OUT6, OUT7	High side-driver-output 6,7: Each output is built by a high-side switch and is intended for resistive loads, hence the internal reverse diode from GND to the output is missing. For ESD reason a diode to GND is present but the energy which can be dissipated is limited. Each high-side driver is a power DMOS transistor with an internal parasitic reverse diode from each output to VS (bulk-drain-diode). Each output is over-current and open-load protected.
22, 24, 29, 30, 34	NC	Not connected pins.

## 2 Electrical specifications

### 2.1 Absolute maximum ratings

Stressing the device above the rating listed in the “Absolute maximum ratings” table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality document.

**Table 3. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_S$	DC supply voltage	-0.3 to 28	V
	Single pulse $t_{max} < 400\text{ms}$	40	V
$V_{CC}$	Stabilized supply voltage, logic supply	-0.3 to 5.5	V
$V_{DI}, V_{DO}, V_{CLK}, V_{CSN}, V_{pwm1}$	Digital input / output voltage	-0.3 to $V_{CC} + 0.3$	V
$V_{CM}$	Current monitor output	-0.3 to $V_{CC} + 0.3$	V
$V_{CP}$	Charge pump output	-25 to $V_S + 11$	V
$I_{OUT1,2,3,6,7}$	Output current	$\pm 5$	A
$I_{OUT4,5,8}$	Output current	$\pm 10$	A

### 2.2 ESD protection

**Table 4. ESD protection**

Parameter	Value	Unit
All pins	$\pm 2^{(1)}$	kV
Output pins: OUT1 - OUT8	$\pm 8^{(2)}$	kV

1. HBM according to MIL 883C, Method 3015.7 or EIA/JESD22-A114-A.
2. HBM with all unzapped pins grounded.

### 2.3 Thermal data

**Table 5. Operating junction temperature**

Symbol	Parameter	Value	Unit
$T_j$	Operating junction temperature	-40 to 150	°C

**Table 6. Temperature warning and thermal shutdown**

Symbol	Parameter		Min.	Typ.	Max.	Unit
$T_{jTW\ On}$	Temperature warning threshold junction temperature	$T_j$	130		150	°C
$T_{jSD\ On}$	Thermal shutdown threshold junction temperature	$T_j$ increasing			170	°C
$T_{jSD\ off}$	Thermal shutdown threshold junction temperature	$T_j$ decreasing	150			°C
$T_{jSD\ Hys}$	Thermal shutdown hysteresis			5		°K

## 2.4 Electrical characteristics

$V_S$  = 8 to 16 V,  $V_{CC}$  = 4.5 to 5.3 V,  $T_j$  = - 40 to 150 °C, unless otherwise specified.

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin.

**Table 7. Supply**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$V_S$	Operating supply voltage range		7		28	V
$I_S$	$V_S$ DC supply current	$V_S$ = 16 V, $V_{CC}$ = 5.3 V active mode OUT1 - OUT8 floating		7	20	mA
	$V_S$ quiescent supply current	$V_S$ = 16 V, $V_{CC}$ = 0 V standby mode OUT1 - OUT8 floating $T_{test}$ = -40°C, 25°C $T_{test}$ = 85°C <sup>(1)</sup>		4	12	µA
$I_{CC}$	$V_{CC}$ DC supply current	$V_S$ = 16 V, $V_{CC}$ = 5.3 V $CSN = V_{CC}$ , active mode		1	3	mA
	$V_{CC}$ quiescent supply current	$V_S$ = 16 V, $V_{CC}$ = 5.3 V $CSN = V_{CC}$ standby mode OUT1 - OUT8 floating		25	50	µA
$I_S + I_{CC}$	Sum quiescent supply current	$V_S$ = 16 V, $V_{CC}$ = 5.3 V $CSN = V_{CC}$ standby mode OUT1 - OUT8 floating $T_{test}$ = 130°C		50	200	µA

1. Guaranteed by design.

**Table 8. Overvoltage and under voltage detection**

Symbol	Parameter	Test condition	Min.	Typ.	Max	Unit
$V_{SUV\ On}$	VS UV-threshold voltage	$V_S$ increasing	5.7		7.2	V
$V_{SUV\ off}$	VS UV-threshold voltage	$V_S$ decreasing	5.5		6.9	V

Table 8. Overvoltage and under voltage detection (continued)

Symbol	Parameter	Test condition	Min.	Typ.	Max	Unit
$V_{SUV\ Hyst}$	VS UV-hysteresis	$V_{SUV\ On} - V_{SUV\ Off}$		0.5		V
$V_{SOV\ Off}$	VS OV-threshold voltage	$V_S$ increasing	18		24.5	V
$V_{SOV\ On}$	VS OV-threshold voltage	$V_S$ decreasing	17.5		23.5	V
$V_{SOV\ Hyst}$	VS OV-hysteresis	$V_{SOV\ Off} - V_{SOV\ On}$		1		V
$V_{POR\ Off}$	Power-on reset threshold	$V_{CC}$ increasing			4.4	V
$V_{POR\ On}$	Power-on reset threshold	$V_{CC}$ decreasing	3.1			V
$V_{POR\ Hyst}$	Power-on reset hysteresis	$V_{POR\ Off} - V_{POR\ On}$		0.3		V

Table 9. Current monitor output

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$V_{CM}$	Functional voltage range	$V_{CC} = 5V$	0		4	V
$I_{CM,r}$	Current monitor output ratio: $I_{CM} / I_{OUT\ 4,5,8}$	$0V \leq V_{CM} \leq 4\ V, V_{CC}=5\ V$		$\frac{1}{10000}$		-
	Current monitor output ratio: $I_{CM} / I_{OUT1}$			$\frac{1}{4000}$		-
$I_{CM\ acc}$	Current monitor accuracy Acc $I_{CM} / I_{OUT\ 4,5,8}$	$0\ V \leq V_{CM} \leq 3.8\ V,$ $V_{CC} = 5\ V,$ $I_{Out,min\ 4,5,8} = 0.5\ A,$ $I_{Out\ max\ 4,5,8} = 5.9\ A$	$-8\% -$ $-2\%FS^{(1)}$	0	$8\% +$ $2\%FS^{(1)}$	A
	Current monitor accuracy Acc $I_{CM} / I_{OUT\ 1}$	$0\ V \leq V_{CM} \leq 3.8\ V,$ $V_{CC} = 5\ V,$ $I_{Out,min\ 1} = 60\ mA,$ $I_{Out\ max\ 1} = 0.6\ A$				

1. FS (full scale)=  $I_{OUTmax} * I_{CMr\_typ}$

Table 10. Charge pump output

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$V_{CP}$	Charge pump output voltage	$V_S = 8V, I_{CP} = -60\ \mu A$	$V_S+6$		$V_S+13$	V
		$V_S = 10V, I_{CP} = -80\ \mu A$	$V_S+8$		$V_S+13$	V
		$V_S \geq 12V, I_{CP} = -100\ \mu A$	$V_S+10$		$V_S+13$	V
$I_{CP}$	Charge pump output current	$V_{CP} = V_S+10\ V,$ $V_S=13.5\ V$	95	150	300	$\mu A$

Table 11. OUT1 - OUT8

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
R <sub>DSon</sub> OUT1, R <sub>DSon</sub> OUT2 R <sub>DSon</sub> OUT3	On resistance to supply or GND	V <sub>S</sub> = 13.5 V, T <sub>j</sub> = 25 °C, I <sub>OUT1,2,3</sub> = ± 0.4 A		1600	2200	mΩ
		V <sub>S</sub> = 13.5 V, T <sub>j</sub> = 125 °C, I <sub>OUT1,2,3</sub> = ± 0.4 A		2500	3400	mΩ
R <sub>DSon</sub> OUT4, R <sub>DSon</sub> OUT5	On resistance to supply or GND	V <sub>S</sub> = 13.5 V, T <sub>j</sub> = 25 °C, I <sub>OUT4,5</sub> = ± 3 A		150	200	mΩ
		V <sub>S</sub> = 13.5 V, T <sub>j</sub> = 125 °C, I <sub>OUT4,5</sub> = ± 3 A		225	300	mΩ
R <sub>DSon</sub> OUT6, R <sub>DSon</sub> OUT7	On resistance to supply in low R <sub>DSon</sub> mode	V <sub>S</sub> = 13.5 V, T <sub>j</sub> = 25 °C, I <sub>OUT6,7</sub> = - 0.8 A		500	700	mΩ
		V <sub>S</sub> = 13.5 V, T <sub>j</sub> = 125 °C, I <sub>OUT6,7</sub> = - 0.8 A		700	950	mΩ
	On resistance in high R <sub>DSon</sub> mode	T <sub>j</sub> = 25 °C, I <sub>OUT6,7</sub> = - 0.2 A		1800	2500	mΩ
		T <sub>j</sub> = 125 °C, I <sub>OUT6,7</sub> = - 0.2 A		2700	3700	mΩ
R <sub>DSon</sub> OUT8	On resistance to supply	V <sub>S</sub> = 13.5 V, T <sub>j</sub> = 25 °C, I <sub>OUT8</sub> = -3 A		100	150	mΩ
		V <sub>S</sub> = 13.5 V, T <sub>j</sub> = 125 °C, I <sub>OUT8</sub> = -3 A		150	200	mΩ
I <sub>OUT1</sub> I <sub>OUT2</sub> I <sub>OUT3</sub>	Output current limitation to GND	Source, V <sub>S</sub> =13.5 V	-1.25		-0.75	A
I <sub>OUT1</sub> I <sub>OUT2</sub> I <sub>OUT3</sub>	Output current limitation to supply	Sink, V <sub>S</sub> =13.5 V	0.75		1.25	A
I <sub>OUT4</sub> I <sub>OUT5</sub>	Output current limitation to GND	Source, V <sub>S</sub> =13.5 V	-10.5		-6	A
I <sub>OUT4</sub> I <sub>OUT5</sub>	Output current limitation to supply	Sink, V <sub>S</sub> =13.5 V	6		10.5	A
I <sub>OUT6</sub> I <sub>OUT7</sub>	Output current limitation to GND	Source, V <sub>S</sub> =13.5 V	-3.0		-1.4	A
	Output current limitation to GND in high R <sub>DSon</sub> mode		-0.65		-0.35	A

Table 11. OUT1 - OUT8 (continued)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$I_{OUT8}$	Output current limitation to GND	Source, $V_S=13.5\text{ V}$	-10.5		-6	A
$t_d$ On H	Output delay time, high-side driver on	$V_S=13.5\text{ V}$ , $R_{load}=(1)$ corresponding low-side driver is not active	10	40	80	$\mu\text{s}$
$t_d$ Off H	Output delay time, high-side driver off	$V_S=13.5\text{ V}$ , $R_{load}=(1)$	15	150	300	$\mu\text{s}$
$t_d$ On L	Output delay time, low-side driver on	$V_S=13.5\text{ V}$ , $R_{load}=(1)$ corresponding high-side driver is not active	15	30	70	$\mu\text{s}$
$t_d$ Off L	Output delay time, low-side driver off	$V_S=13.5\text{ V}$ , $R_{load}=(1)$	20	100	200	$\mu\text{s}$
$t_d$ HL	Cross current protection time, source to sink	$t_{CC\ ONLS\_OFFHS} - t_d$ Off H <sup>(2)</sup>		200	400	$\mu\text{s}$
$t_d$ LH	Cross current protection time, sink to source	$t_{CC\ ONHS\_OFFLS} - t_d$ Off L <sup>(2)</sup>		200	400	$\mu\text{s}$
$I_{QLH}$	Switched off output current high-side drivers of OUT1-8	$V_{OUT1-8}=0\text{ V}$ , standby mode	-3	0	3	$\mu\text{A}$
		$V_{OUT1-2-3-4-5-8}=0\text{ V}$ , active mode	-40	-15	0	$\mu\text{A}$
		$V_{OUT6-7}=0\text{ V}$ , active mode	-10	-8	0	$\mu\text{A}$
$I_{QLL}$	Switched off output current low-side drivers of OUT1-5	$V_{OUT1-5}=V_S$ , standby mode	0	80	120	$\mu\text{A}$
		$V_{OUT1-5}=V_S$ , active mode	-40	-15	0	$\mu\text{A}$
$I_{OLD123}$	Open-load detection current of OUT1, OUT2 and OUT3	Source and sink	10	20	30	mA
$I_{OLD45}$	Open-load detection current of OUT4 and OUT5	Source and sink	60	150	300	mA
$I_{OLD67}$	Open-load detection current of OUT6 and OUT7	Source	15	40	60	mA
	Open-load detection current of OUT6 and OUT7 in high $R_{DSon}$ mode		5	10	15	mA
$I_{OLD8}$	Open-load detection current of OUT8	Source	30	150	300	mA
$t_d$ OL	Minimum duration of open-load condition to set the status bit		500		3000	$\mu\text{s}$
$t_{ISC}$	Minimum duration of over-current condition to switch off the driver		10		100	$\mu\text{s}$
$f_{rec0}$	Recovery frequency for OC recovery duty cycle bit=0		2		8	kHz

Table 11. OUT1 - OUT8 (continued)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$f_{rec1}$	Recovery frequency for OC recovery duty cycle bit=1		3		16	kHz
$dV_{OUT123}/dt$ $dV_{OUT67}/dt$	Slew rate of OUT <sub>123</sub> and OUT <sub>67</sub>	$V_S = 13.5 \text{ V}$ , $R_{load} = (1)$	0.1	0.4	0.9	$\text{V}/\mu\text{s}$
$dV_{OUT45}/dt$	Slew rate of OUT <sub>4</sub> and OUT <sub>5</sub>	$V_S = 13.5 \text{ V}$ , $R_{load} = (1)$	0.08	0.2	0.4	$\text{V}/\mu\text{s}$
$dV_{OUT8}/dt$	Slew rate of OUT <sub>8</sub>	$V_S = 13.5 \text{ V}$ , $R_{load} = (1)$	0.08	0.2	0.4	$\text{V}/\mu\text{s}$

1. OUT1,2,3 32  $\Omega$  OUT4,5 4  $\Omega$  OUT6,7 16  $\Omega$  OUT6,7 high RDSon mode 63 $\Omega$  OUT8 4  $\Omega$ 2.  $t_{CC \text{ ON}}$  is the switch On delay time  $t_d \text{ ON}$  if complement in half bridge has to switch off.

## 2.5 SPI - electrical characteristics

$V_S = 8$  to  $16 \text{ V}$ ,  $V_{CC} = 4.5$  to  $5.3 \text{ V}$ ,  $T_j = -40$  to  $150^\circ\text{C}$ , unless otherwise specified. The voltages are referred to GND and currents are assumed positive, when the current flows into the pin.

Table 12. Delay time from standby to active mode

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$t_{set}$	Delay time	Switching from standby to active mode. Time until output drivers are enabled after CSN going		160	300	$\mu\text{s}$

Table 13. Inputs: CSN, CLK, PWM1/2 and DI

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$V_{inL}$	Input low level	$V_{CC} = 5 \text{ V}$	1.5	2.0		$\text{V}$
$V_{inH}$	Input high level	$V_{CC} = 5 \text{ V}$		3.0	3.5	$\text{V}$
$V_{inHyst}$	Input hysteresis	$V_{CC} = 5 \text{ V}$	0.5			$\text{V}$
$I_{CSN \text{ in}}$	Pull up current at input CSN	$V_{CSN} = 3.5 \text{ V}$ $V_{CC} = 5 \text{ V}$	-40	-20	-5	$\mu\text{A}$
$I_{CLK \text{ in}}$	Pull down current at input CLK	$V_{CLK} = 1.5 \text{ V}$	10	25	50	$\mu\text{A}$
$I_{DI \text{ in}}$	Pull down current at input DI	$V_{DI} = 1.5 \text{ V}$	10	25	50	$\mu\text{A}$
$I_{PWM1 \text{ in}}$	Pull down current at input PWM1	$V_{PWM} = 1.5 \text{ V}$	10	25	50	$\mu\text{A}$
$C_{in}^{(1)}$	Input capacitance at input CSN, CLK, DI and PWM1/2	$0 \text{ V} < V_{CC} < 5.3 \text{ V}$		10	15	$\text{pF}$

1. Value of input capacity is not measured in production test. Parameter guaranteed by design.

Table 14. DI timing

Symbol	Parameter <sup>(1)</sup>	Test condition	Min.	Typ.	Max.	Unit
$t_{CLK}$	Clock period	$V_{CC} = 5 \text{ V}$	1000			ns
$t_{CLKH}$	Clock high time	$V_{CC} = 5 \text{ V}$	400			ns

Table 14. DI timing (continued)

Symbol	Parameter <sup>(1)</sup>	Test condition	Min.	Typ.	Max.	Unit
$t_{CLKL}$	Clock low time	$V_{CC} = 5 \text{ V}$	400			ns
$t_{set CSN}$	CSN setup time, CSN low before rising edge of CLK	$V_{CC} = 5 \text{ V}$	400			ns
$t_{set CLK}$	CLK setup time, CLK high before rising edge of CSN	$V_{CC} = 5 \text{ V}$	400			ns
$t_{set DI}$	DI setup time	$V_{CC} = 5 \text{ V}$	200			ns
$t_{hold time}$	DI hold time	$V_{CC} = 5 \text{ V}$	200			ns
$t_{r in}$	Rise time of input signal DI, CLK, CSN	$V_{CC} = 5 \text{ V}$			100	ns
$t_{f in}$	Fall time of input signal DI, CLK, CSN	$V_{CC} = 5 \text{ V}$			100	ns

1. DI timing parameters tested in production by a passed / failed test:

$T_j = -40^\circ\text{C} / +25^\circ\text{C}$ : SPI communication @ 2 MHz.

$T_j = +125^\circ\text{C}$  SPI communication @ 1.25 MHz.

Table 15. DO

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$V_{DOL}$	Output low level	$V_{CC} = 5 \text{ V}, I_D = -2 \text{ mA}$		0.2	0.4	V
$V_{DOH}$	Output high level	$V_{CC} = 5 \text{ V}, I_D = 2 \text{ mA}$	$V_{CC} - 0.4$	$V_{CC} - 0.2$		V
$I_{DOLK}$	3-state leakage current	$V_{CSN} = V_{CC}, 0 \text{ V} < V_{DO} < V_{CC}$	-10		10	$\mu\text{A}$
$C_{DO}^{(1)}$	3-state input capacitance	$V_{CSN} = V_{CC}, 0 \text{ V} < V_{CC} < 5.3 \text{ V}$		10	15	pF

1. Value of input capacity is not measured in production test. Parameter guaranteed by design.

Table 16. DO timing

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$t_{r DO}$	DO rise time	$C_L = 100 \text{ pF}, I_{load} = -1 \text{ mA}$		80	140	ns
$t_{f DO}$	DO fall time	$C_L = 100 \text{ pF}, I_{load} = 1 \text{ mA}$		50	100	ns
$t_{en DO tri L}$	DO enable time from 3-state to low level	$C_L = 100 \text{ pF}, I_{load} = 1 \text{ mA}$ pull-up load to $V_{CC}$		100	250	ns
$t_{dis DO L tri}$	DO disable time from low level to 3-state	$C_L = 100 \text{ pF}, I_{load} = 4 \text{ mA}$ pull-up load to $V_{CC}$		380	450	ns
$t_{en DO tri H}$	DO enable time from 3-state to high level	$C_L = 100 \text{ pF}, I_{load} = -1 \text{ mA}$ pull-down load to GND		100	250	ns
$t_{dis DO H tri}$	DO disable time from high level to 3-state	$C_L = 100 \text{ pF}, I_{load} = -4 \text{ mA}$ pull-down load to GND		380	450	ns
$t_d DO$	DO delay time	$V_{DO} < 0.3 V_{CC}, V_{DO} > 0.7 V_{CC}, C_L = 100 \text{ pF}$		50	250	ns

Table 17. CSN timing

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$t_{CSN\_HI,stb}$	CSN HI time, switching from standby mode	Transfer of SPI command to input register	20			μs
$t_{CSN\_HI,min}$	CSN HI time, active mode	Transfer of SPI command to input register	4			μs

Figure 3. SPI - transfer timing diagram




Figure 4. SPI - input timing




Figure 5. SPI - DO valid data delay time and valid time




Figure 6. SPI - DO enable and disable time




Figure 7. SPI - driver turn on / off timing, minimum CSN hi time





Figure 8. SPI - timing of status bit 0 (fault condition)



## 3 Application information

### 3.1 Dual power supply: $V_S$ and $V_{CC}$

The power supply voltage  $V_S$  supplies the half bridges and the high-side drivers. An internal charge-pump is used to drive the high-side switches. The logic supply voltage  $V_{CC}$  (stabilized 5 V) is used for the logic part and the SPI of the device.

Due to the independent logic supply voltage the control and status information is not lost, if there are temporary spikes or glitches on the power supply voltage. In case of power-on ( $V_{CC}$  increases from under voltage to  $V_{POR\ Off} = 4.2$  V) the circuit is initialized by an internally generated power-on-reset (POR). If the voltage  $V_{CC}$  decreases under the minimum threshold ( $V_{POR\ ON} = 3.4$  V), the outputs are switched to 3-state (high impedance) and the status registers are cleared.

### 3.2 Standby mode

The standby mode of the L99MOD53XP is activated by clearing the bit 23 of the input data register 0. All latched data are cleared and the inputs and outputs are switched to high impedance. In the standby mode the current at  $V_S$  ( $V_{CC}$ ) is less than 6  $\mu$ A (50  $\mu$ A) for CSN = high (DO in 3-state). By switching the  $V_{CC}$  voltage a very low quiescent current can be achieved. If bit 23 is set, the device is switched to active mode.

### 3.3 Inductive loads

Each half bridge is built by an internally connected high-side and a low-side power DMOS transistor. Due to the built-in reverse diodes of the output transistors, inductive loads can be driven at the outputs OUT1 to OUT5 without external free-wheeling diodes. The high-side drivers OUT6 to OUT8 are intended to drive resistive loads. Hence only a limited energy ( $E < 1mJ$ ) can be dissipated by the internal ESD diodes in freewheeling condition. For inductive loads ( $L > 100\mu H$ ) an external free-wheeling diode connected to GND and the corresponding output is needed.

### 3.4 Diagnostic functions

All diagnostic functions (over/open-load, power supply over-/under voltage, temperature warning and thermal shutdown) are internally filtered and the condition has to be valid for at least 32  $\mu$ s (open-load: 1 ms, respectively) before the corresponding status bit in the status registers is set. The filters are used to improve the noise immunity of the device. Open-load and temperature warning functions are intended for information purpose and don't change the state of the output drivers. On the contrary, the overload condition disables the corresponding driver (over-current) and overtemperature switches off all drivers (thermal shutdown). Without setting the over-current recovery bits in the input data register, the microcontroller has to clear the over-current status bits to reactivate the corresponding drivers.

### 3.5 Overvoltage and under voltage detection

If the power supply voltage  $V_S$  rises above the overvoltage threshold  $V_{SOV\ off}$  (typical 21 V), the outputs OUT1 to OUT8 are switched to high impedance state to protect the load. When the voltage  $V_S$  drops below the under voltage threshold  $V_{SUV\ off}$  (UV-Switch-Off voltage), the output stages are switched to the high impedance to avoid the operation of the power devices without sufficient gate driving voltage (increased power dissipation). If the supply voltage  $V_S$  recovers to normal operating voltage the outputs stages return to the programmed state (input register 0: bit 20=0).

If the under voltage/overvoltage recovery disable bit is set, the automatic turn-On of the drivers is deactivated. The microcontroller needs to clear the status bits to reactivate the drivers. It is recommended to set bit 20 to avoid a possible high current oscillation in case of a shorted output to GND and low battery voltage.

### 3.6 Charge pump

The charge pump runs under all conditions in normal mode. In standby the charge pump is disabled.

### 3.7 Temperature warning and thermal shutdown

If junction temperature rises above  $T_{j\ TW}$  a temperature warning flag is set and is detectable via the SPI. If junction temperature increases above the second threshold  $T_{j\ SD}$ , the thermal shutdown bit is set and power DMOS transistors of all output stages are switched Off to protect the device. Temperature warning flag and thermal shutdown bit are latched and must be cleared by the microcontroller. The related bit is only cleared if the temperature decreases below the trigger temperature. If the thermal shutdown bit has been cleared the output stages are reactivated.

### 3.8 Open-load detection

The open-load detection monitors the load current in each activated output stage. If the load current is below the open-load detection threshold for at least 1 ms ( $t_{dOL}$ ) the corresponding open-load bit is set in the status register. Due to mechanical/electrical inertia of typical loads a short activation of the outputs (e.g. 3ms) can be used to test the open-load status without changing the mechanical/electrical state of the loads.

### 3.9 Over load detection

In case of an over-current condition a flag is set in the status register in the same way as open-load detection. If the over-current signal is valid for at least  $t_{ISC} = 32\ \mu s$ , the over-current flag is set and the corresponding driver is switched off to reduce the power dissipation and to protect the integrated circuit. If the over-current recovery bit of the output is zero the microcontroller has to clear the status bits to reactivate the corresponding driver.

### 3.10 Current monitor

The current monitor output sources a current image at the current monitor output which has a fixed ratio (1/10000) of the instantaneous current of the selected high-side driver. The bits 18 and 19 of the input data register 0 control which of the outputs OUT1, OUT4, OUT5, and OUT8 are multiplexed to the current monitor output. The current monitor output allows a more precise analysis of the actual state of the load rather than the detection of an open- or overload condition. For example this can be used to detect the motor state (starting, free-running, stalled). Moreover, it is possible to regulate the power of the defroster more precisely by measuring the load current. The current monitor output is bidirectional (c.f. PWM inputs).

### 3.11 PWM inputs

Each driver has a corresponding PWM enable bit which can be programmed by the SPI interface. If the PWM enable bit in input data register 1 is set, the output is controlled by the logically AND-combination of the PWM signal and the output control bit in input data register 0. The outputs OUT1-OUT6 and OUT8 are controlled by the PWM1 input and the output OUT7 is controlled by the bidirectional input CM/PMW2. For example, the two PWM inputs can be used to dim two lamps independently by external PWM signals.


### 3.12 Cross-current protection

The six half-bridges of the device are cross-current protected by an internal delay time. If one driver (LS or HS) is turned-off the activation of the other driver of the same half bridge is automatically delayed by the cross-current protection time. After the cross-current protection time is expired the slew-rate limited switch-off phase of the driver is changed to a fast turn-off phase and the opposite driver is turned-on with slew-rate limitation. Due to this behavior it is always guaranteed that the previously activated driver is totally turned-off before the opposite driver starts to conduct.

### 3.13 Programmable soft start function to drive loads with higher inrush current

Loads with start-up currents higher than the over-current limits (e.g. inrush current of lamps, start current of motors and cold resistance of heaters) can be driven by using the programmable soft start function (i.e. overcurrent recovery mode). Each driver has a corresponding over-current recovery bit. If this bit is set, the device switches-on automatically the outputs again after a programmable recovery time. The duty cycle in over-current condition can be programmed by the SPI interface to be about 12% or 25%. The PWM modulated current provides sufficient average current to power up the load (e.g. heat up the bulb) until the load reaches operating condition. The PWM frequency settles at 3 kHz or 6 kHz. The device itself cannot distinguish between a real overload and a non linear load like a light bulb. A real overload condition can only be qualified by time. As an example the microcontroller can switch on light bulbs by setting the over-current recovery bit for the first 50 ms. After clearing the recovery bit the output is automatically disabled if the overload condition still exists.

**Figure 9. Programmable soft start function for inductive loads and incandescent bulbs**



## 4 Functional description of the SPI

### 4.1 Serial Peripheral Interface (SPI)

This device uses a standard SPI to communicate with a microcontroller. The SPI can be driven by a microcontroller with its SPI peripheral running in the following mode: CPOL = 0 and CPHA = 0.

For this mode, input data is sampled by the low to high transition of the clock CLK, and output data is changed from the high to low transition of CLK.

This device is not limited to microcontroller with a built-in SPI. Only three CMOS-compatible output pins and one input pin are needed to communicate with the device. A fault condition can be detected by setting CSN to low. If CSN = 0, the DO-pin reflects the status bit 0 (fault condition) of the device which is a logical-or of all bits in the status registers 0 and 1. The microcontroller can poll the status of the device without the need of a full SPI-communication cycle.

*Note:* *In contrast to the SPI-standard the least significant bit (LSB) is transferred first (see Figure 3).*

### 4.2 Chip Select Not (CSN)

The input pin is used to select the serial interface of this device. When CSN is high, the output pin (DO) is in high impedance state. A low signal activates the output driver and a serial communication can be started. The state when CSN is going low until the rising edge of CSN is called a communication frame.

*Note:* *The device includes a test mode. This mode is activated by a dedicated sequence which includes a high voltage at the CSN pin. The CSN pin must be kept at nominal voltage levels in order to avoid accidental activation of the test mode.*

### 4.3 Serial Data In (DI)

The input pin is used to transfer data serial into the device. The data applied to the DI is sampled at the rising edge of the CLK signal and shifted into an internal 24-bit shift register. At the rising edge of the CSN signal the contents of the shift register are transferred to data input register. The writing to the selected data input register is only enabled if exactly 24 bits are transmitted within one communication frame (i.e. CSN low). If more or less clock pulses are counted within one frame the complete frame is ignored. This safety function is implemented to avoid an activation of the output stages by a wrong communication frame.

*Note:* *Due to this safety functionality a daisy chaining of SPI is not possible. Instead, a parallel operation of the SPI bus by controlling the CSN signal of the connected ICs is recommended.*

### 4.4 Serial Data Out (DO)

The data output driver is activated by a logical low level at the CSN input and goes from high impedance to a low or high level depending on the status bit 0 (fault condition). The first rising edge of the CLK input after a high to low transition of the CSN pin transfers the

content of the selected status register into the data out shift register. Each subsequent falling edge of the CLK shift the next bit out.

## 4.5 Serial clock (CLK)

The CLK input is used to synchronize the input and output serial bit streams. The data input (DI) is sampled at the rising edge of the CLK and the data output (DO) changes with the falling edge of the CLK signal.

## 4.6 Input data register

The device has two input registers. The first bit (bit 0) at the DI-input is used to select one of the two Input Registers. All bits are first shifted into an input shift register. After the rising edge of CSN the contents of the input shift register are written to the selected Input Data Register only if a frame of exact 24 data bits are detected. Depending on bit 0 the content of the selected status register is transferred to DO during the current communication frame. Bit 1-17 controls the behavior of the corresponding driver.

If bit 23 is zero, the device goes into the standby-mode. The bits 18 and 19 are used to control the current monitor multiplexer. Bit 22 is used to reset all status bits in both status registers. The bits in the status registers are cleared after the current communication frame (rising edge of CSN).

## 4.7 Status register

This device uses two status registers to store and to monitor the state of the device. Bit 0 is used as a fault bit and is a logical-NOR combination of bits 1-22 in both status registers. The state of this bit can be polled by the microcontroller without the need of a full SPI communication cycle. If one of the over-current bits is set, the corresponding driver is disabled. If the over-current recovery bit of the output is not set the microcontroller has to clear the over-current bit to enable the driver. If the thermal shutdown bit is set, all drivers go into a high impedance state. Again the microcontroller has to clear the bit to enable the drivers.

## 4.8 SPI - input data and status registers

Table 18. SPI - input data and status registers 0

Bit	Input register 0 (write)			Status register 0 (read)		
	Name	Comment		Name	Comment	
23	Enable bit	If enable bit is set the device will be switched in active mode. If enable bit is cleared the device go into standby mode and all bits are cleared. After power-on reset device starts in standby mode.		Always 1	A broken VCC-or SPI-connection of the L99MOD53XP can be detected by the microcontroller, because all 24 bits low or high is not a valid frame.	
22	Reset bit	If reset bit is set both status registers will be cleared after rising edge of CSN input.		$V_S$ overvoltage	In case of an overvoltage or undervoltage event the corresponding bit is set and the outputs are deactivated. If $V_S$ voltage recovers to normal operating conditions outputs are reactivated automatically (if Bit 20 of status register 0 is not set).	
21	OC recovery duty cycle	This bit defines in combination with the over-current recovery bit (Input register 1) the duty cycle in over current condition of an activated driver.		$V_S$ undervoltage		
	0: 12%    1: 25%					
20	Overvoltage/undervoltage recovery disable	If this bit is set the microcontroller has to clear the status register after undervoltage/overvoltage event to enable the outputs.		Thermal shutdown	In case of a thermal shutdown all outputs are switched off. The microcontroller has to clear the TSD bit by setting the reset bit to reactivate the outputs.	
19	Current monitor select bits	Depending on combination of bit 18 and 19 the current image (1/10.000) of the selected HS-output will be multi-plexed to the CM output:		Temperature warning	This TW bit is for information purpose only. It can be used for a thermal management by the microcontroller to avoid a thermal shutdown.	
18		Bit 19	Bit 18	Output	After switching the device from standby mode to active mode an internal timer is started to allow charge pump to settle before the outputs can be activated. This bit is cleared automatically after start up time has finished. Since this bit is controlled by internal clock it can be used for synchronizing testing events (e.g. measuring filter times).	
		0	0	OUT8		
		1	0	OUT1		
		0	1	OUT5		
		1	1	OUT4		

Table 18. SPI - input data and status registers 0 (continued)

Bit	Input register 0 (write)		Status register 0 (read)	
	Name	Comment	Name	Comment
17	OUT8 – HS on/off	If a bit is set the selected output driver is switched On. If the corresponding PWM enable bit is set (input register 1) the driver is only activated if PWM1 (PWM2) input signal is high. The outputs of OUT1-OUT5 are half bridges. If the bits of HS- and LS-driver of the same half bridge are set, the internal logic prevents that both drivers of this output stage can be switched on simultaneously in order to avoid a high internal current from VS to GND.	OUT8 – HS over-current	In case of an over-current event the corresponding status bit is set and the output driver is disabled. If the over-current recovery enable bit is set (input register 1) the output will be automatically reactivated after a delay time resulting in a PWM modulated current with a programmable duty cycle (bit 21).
16	x (don't care)		0	
15	OUT7 – HS on/off		OUT7 – HS over-current	
14	OUT6 – HS on/off		OUT6 – HS over-current	
13	x (don't care)		0	
12	x (don't care)		0	
11	x (don't care)			
10	OUT5 – HS on/off		OUT5 – HS over-current	
9	OUT5 – LS on/off		OUT5 – LS over-current	
8	OUT4 – HS on/off		OUT4 – HS over-current	
7	OUT4 – LS on/off		OUT4 – LS over-current	
6	OUT3 – HS on/off		OUT3 – HS over-current	
5	OUT3 – LS on/off		OUT3 – LS over-current	
4	OUT2 – HS on/off		OUT2 – HS over-current	
3	OUT2 – LS on/off		OUT2 – LS over-current	
2	OUT1 – HS on/off		OUT1 – HS over-current	
1	OUT1 – LS on/off		OUT1 – LS over-current	
0	0		No error bit	A logical NOR-combination of all bits 1 to 22 in both status registers.

## 5 Package and PCB thermal data

### 5.1 PowerSSO-36 thermal data

Figure 10. PowerSSO-36 2 layer PCB






Figure 11. PowerSSO-36 4 layer PCB



Note:

Layout condition of  $R_{th}$  and  $Z_{th}$  measurements (board finish thickness  $1.6\text{ mm} \pm 10\%$ , board double layer and four layers, board dimension  $129\text{ mm} \times 60\text{ mm}$ , board material FR4, Cu thickness  $0.070\text{ mm}$  (outer layers), Cu thickness  $0.035\text{ mm}$  (inner layers), thermal vias separation  $1.2\text{ mm}$ , thermal via diameter  $0.3\text{ mm} \pm 0.08\text{ mm}$ , Cu thickness on vias  $0.025\text{ mm}$ , footprint dimension  $4.1\text{ mm} \times 6.5\text{ mm}$ ). 4-layer PCB: Cu on mid1 and mid2 layer:  $76.45\text{ cm}^2$ . Cu on bottom layer:  $68.8\text{ cm}^2$ .  $Z_{th}$  measured on the major power dissipator contributor.

Figure 12. PowerSSO-36 thermal impedance junction to ambient vs PCB copper area



## 6 Package and packing information

### 6.1 ECOPACK

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

### 6.2 PowerSSO-36 package information

Figure 13. PowerSSO-36 package dimensions




Table 19. PowerSSO-36 mechanical data


Symbol	Millimeters		
	Min.	Typ.	Max.
A	2.15	-	2.47
A2	2.15	-	2.40
a1	0	-	0.075
b	0.18	-	0.36
c	0.23	-	0.32
D	10.10	-	10.50

Table 19. PowerSSO-36 mechanical data (continued)

Symbol	Millimeters		
	Min.	Typ.	Max.
E	7.4	-	7.6
e	-	0.5	-
e3	-	8.5	-
G	-	-	0.1
G1	-	-	0.06
H	10.1	-	10.5
h	-	-	0.4
L	0.55	-	0.85
N	-	-	10 deg
X	4.3	-	5.2
Y	6.9	-	7.5

## 6.3 PowerSSO-36 packing information

Figure 14. PowerSSO-36 tape and reel shipment (suffix “TR”)



## 7 Revision history

Table 20. Document revision history

Date	Revision	Changes
24-Jul-2018	1	Initial release.
09-Nov-2018	2	Added <a href="#">Section 5: Package and PCB thermal data</a> .
13-Jun-2019	3	Updated the maturity from target specification to production data.
10-Oct-2019	4	Updated <a href="#">Table 2: Pin definitions and functions</a> . Updated <a href="#">Section 4.2: Chip Select Not (CSN)</a> . Minor text changes

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[STMicroelectronics:](#)

[L99MOD53XPTR](#)