

## MAX32630–MAX32632

# Ultra-Low-Power Arm Cortex-M4 with FPU-Based Microcontroller (MCU) with 2MB Flash and 512KB SRAM

### General Description

DARWIN is a new breed of low-power microcontrollers built to thrive in the rapidly evolving Internet of Things (IoT). They are smart, with the biggest memories in their class and a massively scalable memory architecture. They run forever, thanks to wearable-grade power technology. They are also tough enough to withstand the most advanced cyberattacks. DARWIN microcontrollers are designed to run any application imaginable—in places where you wouldn't dream of sending other microcontrollers.

Generation U microcontrollers are perfect for wearables and IoT applications that cannot afford to compromise power or performance. The MAX32630–MAX32632 feature an Arm® Cortex®-M4 with FPU CPU that delivers ultra-low power, high-efficiency signal processing functionality with significantly reduced power consumption and ease of use.

Flexible power modes, an intelligent peripheral management unit (PMU), dynamic clock gating and firmware-controlled power gating optimizes power for the specific application.

Multiple SPI, UART, I<sup>2</sup>C, 1-Wire® master, and USB interfaces are provided. The four-input, 10-bit ADC with selectable references can monitor external sensors.

The MAX32631/MAX32632 are secure versions of the MAX32630. They provide a trust protection unit (TPU) with encryption and advanced security features. These include a modular arithmetic accelerator (MAA) for fast ECDSA, a true random number generator, and a hardware AES engine. The MAX32632 also provides a secure bootloader for additional security and life-cycle management.

### Applications

- Sports Watches
- Fitness Monitors
- Wearable Medical Patches
- Portable Medical Devices
- Sensor Hubs

*Ordering Information* appears at end of data sheet.


Arm and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

1-Wire is a registered trademark of Maxim Integrated Products, Inc.

### Benefits and Features

- High-Efficiency Microcontroller for Wearable Devices
  - Internal Oscillator Operates Up to 96MHz
  - Low Power 4MHz Oscillator System Clock Option for Always-On Monitoring Applications
  - 2MB Flash Memory
  - 512KB SRAM
  - 8KB Instruction Cache
  - 1.2V CPU Core Supply Voltage
  - 1.8V to 3.3V I/O
  - Optional 3.3V ±5% USB Supply Voltage
- Power Management Maximizes Uptime for Battery Applications
  - 106µA/MHz Active Current Executing from Cache
  - Wakeup to 96MHz Clock or 4MHz Clock
  - 600nA Low Power Mode (LP0) Current with RTC Enabled
  - 3.5µW/MHz Ultra-Low Power Data Retention Sleep Mode (LP1) with Fast 5µs Wakeup to 96MHz
- Optimal Peripheral Mix Provides Platform Scalability
  - SPIX Execute in Place (XIP) Engine for Memory Expansion with Minimal Footprint
  - Up to Three SPI Masters, One SPI Slave
  - Four UARTs
  - Up to Three I<sup>2</sup>C Masters, One I<sup>2</sup>C Slave
  - 1-Wire Master
  - Full-Speed USB 2.0 Engine with Internal Transceiver
  - Sixteen Pulse Train (PWM) Engines
  - Six 32-Bit Timers and 3 Watchdog Timers
  - Up to 66 General-Purpose I/O Pins
  - One 10-Bit Delta-Sigma ADC Operating at 7.8ksps
  - RTC Calibration Output
- Secure Valuable IP and Data with Robust Internal Hardware Security (MAX32631 and MAX32632 Only)
  - Trust Protection Unit (TPU) Including MAA Supports ECDSA and Modular Arithmetic
  - True Random Number Generator
  - AES-128, -192, -256
  - Secure Bootloader (MAX32632 Only)

## Simplified Block Diagram



**Absolute Maximum Ratings**

(All voltages with respect to $V_{SS}$ , unless otherwise noted.)	
$V_{DD18}$	-0.3V to +1.89V
$V_{DD12}$	-0.3V to +1.26V
$V_{DDA}$ relative to $V_{SSA}$	-0.3V to +1.89V
$V_{RTC}$	-0.3V to +1.89V
$V_{DDB}$	-0.3V to +3.6V
$V_{REF}$	-0.3V to +3.6V
32KIN, 32KOUT	-0.3V to +3.6V
RSTN, SRSTN, DP, DM, GPIO, JTAG	-0.3V to +3.6V
AIN[1:0]	-0.3V to +5.5V
AIN[3:2]	-0.3V to +3.6V

$V_{DDIO}$	-0.3V to +3.6V
$V_{DDIOH}$	-0.3V to +3.6V
Total Current into All $V_{DD18}$ Power Pins (sink)	100mA
Total Current into $V_{SS}$	100mA
Output Current (sink) by Any I/O Pin	25mA
Output Current (source) by Any I/O Pin	-25mA
Continuous Package Power Dissipation TQFP (multilayer board)	
$T_A = +70^\circ\text{C}$ (derate 45.5mW/ $^\circ\text{C}$ above $+70^\circ\text{C}$ )	3636.4mW
Operating Temperature Range	-20°C to +85°C
Storage Temperature Range	-65°C to +150°C
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Package Information****100 WLP**

Package Code	W1004D4+1
Outline Number	<a href="#">21-100043</a>
Land Pattern Number	Refer to <a href="#">Application Note 1891</a>
<b>Thermal Resistance, Single-Layer Board</b>	
Junction-to-Ambient ( $\theta_{JA}$ )	N/A
Junction-to-Case Thermal Resistance ( $\theta_{JC}$ )	N/A
<b>Thermal Resistance, Four-Layer Board</b>	
Junction-to-Ambient ( $\theta_{JA}$ )	38.9°C/W
Junction-to-Case Thermal Resistance ( $\theta_{JC}$ )	N/A

**100 TQFP-EP**

Package Code	C100E+3
Outline Number	<a href="#">21-0116</a>
Land Pattern Number	Refer to <a href="#">Application Note 1891</a>
<b>Thermal Resistance, Single-Layer Board</b>	
Junction-to-Ambient ( $\theta_{JA}$ )	N/A
Junction-to-Case Thermal Resistance ( $\theta_{JC}$ )	N/A
<b>Thermal Resistance, Four-Layer Board</b>	
Junction-to-Ambient ( $\theta_{JA}$ )	22°C/W
Junction-to-Case Thermal Resistance ( $\theta_{JC}$ )	2°C/W

For the latest package outline information and land patterns (footprints), go to [www.maximintegrated.com/packages](#). Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to [www.maximintegrated.com/thermal-tutorial](#).

**Electrical Characteristics**

(Limits are 100% tested at  $T_A = +25^\circ\text{C}$  and  $T_A = +85^\circ\text{C}$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to  $-20^\circ\text{C}$  are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	$V_{DD18}$		1.71	1.8	1.89	V
	$V_{DD12}$		1.14	1.2	1.26	
	$V_{DDA}$		1.71	1.8	1.89	
	$V_{RTC}$		1.75	1.8	1.89	
	$V_{DDIO}$		1.71	1.8	3.6	
	$V_{DDIOH}$	$V_{DDIOH}$ must be $\geq V_{DDIO}$	1.71	1.8	3.6	
Power Fail Reset Voltage	$V_{RST}$	Monitors $V_{DD18}$	1.62	1.7	1.7	V
Power-On Reset Voltage	$V_{POR}$	Monitors $V_{DD18}$		1.5		V
RAM Data Retention Voltage	$V_{DRV}$			0.93		V
$V_{DD12}$ Dynamic Current, LP3 Mode	$I_{DD12\_DLP3}$	Measured on the $V_{DD12}$ pin and executing code from cache memory, all inputs are tied to $V_{SS}$ or $V_{DD18}$ , outputs do not source/sink any current, PMU disabled		106		$\mu\text{A}/\text{MHz}$
$V_{DD12}$ Fixed Current, LP3 Mode	$I_{DD12\_FLP3}$	Measured on the $V_{DD12}$ pin and executing code from cache memory, all inputs are tied to $V_{SS}$ or $V_{DD18}$ , outputs do not source/sink any current, 96MHz oscillator selected as system clock		173		$\mu\text{A}$
		Measured on the $V_{DD12}$ pin and executing code from cache memory, all inputs are tied to $V_{SS}$ or $V_{DD18}$ , outputs do not source/sink any current, 4MHz oscillator selected as system clock		72		
$V_{DD18}$ Fixed Current, LP3 Mode	$I_{DD18\_FLP3}$	Measured on the $V_{DD18} + V_{DDA}$ device pins and executing code from cache memory, all inputs are tied to $V_{SS}$ or $V_{DD18}$ , outputs do not source/sink any current, 96MHz oscillator selected as system clock		366		$\mu\text{A}$
		Measured on the $V_{DD18} + V_{DDA}$ device pins and executing code from cache memory, all inputs are tied to $V_{SS}$ or $V_{DD18}$ , outputs do not source/sink any current, 4MHz oscillator selected as system clock		33		
$V_{DD12}$ Dynamic Current, LP2 Mode	$I_{DD12\_DLP2}$	Measured on the $V_{DD12}$ pin, Arm in sleep mode, PMU with two channels active		27		$\mu\text{A}/\text{MHz}$
$V_{DD12}$ Fixed Current, LP2 Mode	$I_{DD12\_FLP2}$	Measured on the $V_{DD12}$ pin, Arm in sleep mode, PMU with two channels active, 96MHz oscillator selected as system clock		173		$\mu\text{A}$
		Measured on the $V_{DD12}$ pin, Arm in sleep mode, PMU with two channels active, 4MHz oscillator selected as system clock		72		

## Electrical Characteristics (continued)

(Limits are 100% tested at  $T_A = +25^\circ\text{C}$  and  $T_A = +85^\circ\text{C}$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to  $-20^\circ\text{C}$  are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
$V_{DD18}$ Fixed Current, LP2 Mode	$I_{DD18\_FLP2}$	Measured on the $V_{DD18} + V_{DDA}$ device pins, Arm in sleep mode, PMU with two channels active, 96MHz oscillator selected as system clock		366		$\mu\text{A}$
		Measured on the $V_{DD18} + V_{DDA}$ device pins. Arm in sleep mode, PMU with two channels active, 4MHz oscillator selected as system clock		33		
$V_{DD12}$ Fixed Current, LP1 Mode	$I_{DD12\_FLP1}$	Standby state with full data retention		1.86		$\mu\text{A}$
$V_{DD18}$ Fixed Current, LP1 Mode	$I_{DD18\_FLP1}$	Standby state with full data retention		120		$\text{nA}$
$V_{RTC}$ Fixed Current, LP1 Mode	$I_{DDRTC\_FLP1}$	RTC enabled, retention regulator powered by $V_{DD12}$		505		$\text{nA}$
$V_{DD12}$ Fixed Current, LP0 Mode	$I_{DD12\_FLP0}$			14		$\text{nA}$
$V_{DD18}$ Fixed Current, LP0 Mode	$I_{DD18\_FLP0}$			120		$\text{nA}$
$V_{RTC}$ Fixed Current, LP0 Mode	$I_{DDRTC\_FLP0}$	RTC enabled		505		$\text{nA}$
		RTC disabled		105		
LP2 Mode Resume Time	$t_{LP2\_ON}$			0		$\mu\text{s}$
LP1 Mode Resume Time	$t_{LP1\_ON}$			5		$\mu\text{s}$
LP0 Mode Resume Time	$t_{LP0\_ON}$	Polling flash ready		11		$\mu\text{s}$
<b>JTAG</b>						
Input Low Voltage for TCK, TMS, TDI	$V_{IL}$			$0.3 \times V_{DDIO}$		$\text{V}$
Input High Voltage for TCK, TMS, TDI	$V_{IH}$			$0.7 \times V_{DDIO}$		$\text{V}$
Output Low Voltage for TDO	$V_{OL}$			0.2	0.4	$\text{V}$
Output High Voltage for TDO	$V_{OH}$			$V_{DDIO} - 0.4$		
<b>CLOCKS</b>						
System Clock Frequency	$f_{CK}$		0.001	98		MHz
System Clock Period	$t_{CK}$			$1/f_{CK}$		ns
Internal Relaxation Oscillator Frequency	$f_{INTCLK}$	Factory default	94	96	98	MHz
		Firmware trimmed, required for USB compliance	95.76	96	96.24	
Internal RC Oscillator Frequency	$f_{RCCLK}$		3.9	4	4.1	MHz
RTC Input Frequency	$f_{32\text{KIN}}$	32kHz watch crystal		32.768		kHz

## Electrical Characteristics (continued)

(Limits are 100% tested at  $T_A = +25^\circ\text{C}$  and  $T_A = +85^\circ\text{C}$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to  $-20^\circ\text{C}$  are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS		
RTC Operating Current	$I_{RTC\_LP23}$	LP2 or LP3 mode	0.7		0.35	$\mu\text{A}$		
	$I_{RTC\_LP01}$	LP0 or LP1 mode						
RTC Power-Up Time	$t_{RTC\_ON}$			250	ms			
<b>GENERAL-PURPOSE I/O</b>								
Input Low Voltage for All GPIO Pins	$V_{IL}$	$V_{DDIO}$ selected as I/O supply	$0.3 \times V_{DDIO}$		$0.3 \times V_{DDIOH}$	$\text{V}$		
		$V_{DDIOH}$ selected as I/O supply						
Input Low Voltage for RSTN	$V_{IL}$			$0.3 \times V_{RTC}$	$\text{V}$			
Input Low Voltage for SRSTN	$V_{IL}$			$0.3 \times V_{DDIO}$				
Input High Voltage for All GPIO Pins	$V_{IH}$	$V_{DDIO}$ selected as I/O supply	$0.7 \times V_{DDIO}$		$0.7 \times V_{DDIOH}$	$\text{V}$		
		$V_{DDIOH}$ selected as I/O supply						
Input High Voltage for RSTN	$V_{IH}$			$0.7 \times V_{RTC}$	$\text{V}$			
Input High Voltage for SRSTN	$V_{IH}$			$0.7 \times V_{DDIO}$	$\text{V}$			
Input Hysteresis (Schmitt)	$V_{IHYS}$			300	mV			
Output Low Voltage for All GPIO Pins	$V_{OL}$	$V_{DDIO} = V_{DDIOH} = 1.71\text{V}$ , $V_{DDIO}$ selected as I/O supply, $I_{OL} = 4\text{mA}$ , normal drive configuration	0.2	0.4	$V_{DDIO} - 0.4$	$\text{V}$		
		$V_{DDIO} = V_{DDIOH} = 1.71\text{V}$ , $V_{DDIO}$ selected as I/O supply, $I_{OL} = 24\text{mA}$ , fast drive configuration	0.2	0.4				
		$V_{DDIO} = 1.71\text{V}$ $V_{DDIOH} = 2.97\text{V}$ , $V_{DDIOH}$ selected as I/O supply, $I_{OL} = 300\mu\text{A}$	0.2	0.45				
Combined $I_{OL}$ , All GPIO Pins	$I_{OL\_TOTAL}$			48	mA			
Output High Voltage for All GPIO Pins	$V_{OH}$	$I_{OH} = -2\text{mA}$ , $V_{DDIO} = V_{DDIOH} = 1.71\text{V}$ , $V_{DDIO}$ selected as I/O supply, normal drive configuration	$V_{DDIO} - 0.4$		$V_{DDIO} - 0.45$	$\text{V}$		
		$I_{OH} = -8\text{mA}$ , $V_{DDIO} = V_{DDIOH} = 1.71\text{V}$ , $V_{DDIO}$ selected as I/O supply, fast drive configuration						
		$I_{OH} = -300\mu\text{A}$ , $V_{DDIOH} = 3.6\text{V}$ , $V_{DDIOH}$ selected as I/O supply						
Output High Voltage for All GPIO Pins	$V_{OH}$	$V_{DDIO} = 1.71\text{V}$ , $V_{DDIOH} = 3.6\text{V}$ , $V_{DDIO}$ selected as I/O supply, $I_{OH} = -2\text{mA}$	$V_{DDIO} - 0.45$	$\text{V}$				
Combined $I_{OH}$ , All GPIO Pins	$I_{OH\_TOTAL}$			-48	mA			

**Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A = +25^\circ\text{C}$  and  $T_A = +85^\circ\text{C}$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to  $-20^\circ\text{C}$  are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input/Output Pin Capacitance for All Pins	$C_{IO}$		3			pF
Input Leakage Current Low	$I_{IL}$	$V_{DDIO} = 1.89\text{V}$ , $V_{DDIOH} = 3.6\text{V}$ , $V_{DDIOH}$ selected as I/O supply, $V_{IN} = 0\text{V}$ , internal pullup disabled	-100		+100	nA
Input Leakage Current High	$I_{IH}$	$V_{DDIO} = 1.89\text{V}$ , $V_{DDIOH} = 3.6\text{V}$ , $V_{DDIOH}$ selected as I/O supply, $V_{IN} = 3.6\text{V}$ , internal pulldown disabled	-100		+100	nA
	$I_{OFF}$	$V_{DDIO} = 0\text{V}$ , $V_{DDIOH} = 0\text{V}$ , $V_{DDIO}$ selected as I/O supply, $V_{IN} < 1.89\text{V}$	-1		+1	$\mu\text{A}$
	$I_{IH3V}$	$V_{DDIO} = V_{DDIOH} = 1.71\text{V}$ , $V_{DDIO}$ selected as I/O supply, $V_{IN} = 3.6\text{V}$	-2		+2	
Input Pullup Resistor RSTN, SRSTN, TMS, TCK, TDI	$R_{PU}$		25			$\text{k}\Omega$
Input Pullup/Pulldown Resistor for All GPIO Pins	$R_{PU1}$	Normal resistance	25			$\text{k}\Omega$
	$R_{PU2}$	Highest resistance	1			$\text{M}\Omega$
<b>FLASH MEMORY</b>						
Page Size		2MB flash	8			$\text{kB}$
Flash Erase Time	$t_{M\_ERASE}$	Mass erase	30			$\text{ms}$
	$t_{P\_ERASE}$	Page erase	30			
Flash Programming Time per Word	$t_{PROG}$		60			$\mu\text{s}$
Flash Endurance			10			$\text{kcycles}$
Data Retention	$t_{RET}$	$T_A = +85^\circ\text{C}$	10			years

**ADC Electrical Characteristics**

(Internal bandgap reference selected,  $\text{ADC\_SCALE} = \text{ADC\_REFSCL} = 1$ , unless otherwise specified. Specifications marked GBD are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Resolution			10			Bits
ADC Clock Rate	$f_{ACLK}$		0.1		8	MHz
ADC Clock Period	$t_{ACLK}$		1/f $_{ACLK}$			$\mu\text{s}$
Input Voltage Range	$V_{AIN}$	AIN[3:0], $\text{ADC\_CHSEL} = 0\text{--}3$ , $\text{BUF\_BYPASS} = 0$	0.05	$V_{DDA} - 0.05$		V
		AIN[1:0], $\text{ADC\_CHSEL} = 4\text{--}5$ , $\text{BUF\_BYPASS} = 0$	0.05		5.5	
		AIN[3:0], $\text{ADC\_CHSEL} = 0\text{--}3$ , $\text{BUF\_BYPASS} = 1$	$V_{SSA}$	$V_{DDA}$		
		AIN[1:0], $\text{ADC\_CHSEL} = 4\text{--}5$ , $\text{BUF\_BYPASS} = 1$	$V_{SSA}$		5.5	

**ADC Electrical Characteristics (continued)**

(Internal bandgap reference selected, ADC\_SCALE = ADC\_REFSEL = 1, unless otherwise specified. Specifications marked GDB are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Impedance	$R_{AIN}$	AIN[1:0], ADC_CHSEL = 4-5, ADC active	45			$k\Omega$
Input Dynamic Current	$I_{AIN}$	Switched capacitance input current, ADC active, ADC buffer bypassed		4.5		$\mu A$
		Switched capacitance input current, ADC active, ADC buffer enabled		50		nA
Analog Input Capacitance	$C_{AIN}$	Fixed capacitance to $V_{SSA}$	1			$pF$
		Dynamically switched capacitance	250			$fF$
Integral Nonlinearity	INL				$\pm 2$	LSb
Differential Nonlinearity	DNL				$\pm 1$	LSb
Offset Error	$V_{OS}$			$\pm 1$		LSb
Gain Error	GE			$\pm 2$		LSb
Signal to Noise Ratio	SNR		58.5			dB
Signal to Noise and Distortion	SINAD		58.5			dB
Total Harmonic Distortion	THD		68.5			dB
Spurious Free Dynamic Range	SFDR		74			dB
ADC Active Current	$I_{ADC}$	ADC active, reference buffer enabled, input buffer disabled	240			$\mu A$
Input Buffer Active Current	$I_{INBUF}$		53			$\mu A$
ADC Setup Time	$t_{ADC\_SU}$	Any powerup of: ADC clock, ADC bias, reference buffer or input buffer to CpuAdcStart		10		$\mu s$
		Any power-up of: ADC clock or ADC bias to CpuAdcStart		48		$t_{ACLK}$
ADC Output Latency	$t_{ADC}$		1025			$t_{ACLK}$
ADC Sample Rate	$f_{ADC}$			7.8		ksps
ADC Input Leakage	$I_{ADC\_LEAK}$	AIN0 or AIN1, ADC inactive or channel not selected	0.12	4		nA
		AIN2 or AIN3, ADC inactive or channel not selected.	0.02	1		
AIN0/AIN1 Resistor Divider Error		ADC_CHSEL = 4 or 5, not including ADC offset/gain error		$\pm 2$		LSb
Full-Scale Voltage	$V_{FS}$	ADC code = 0x3FF	1.2			V
External Reference Voltage	$V_{REF\_EXT}$	ADC_XREF = 1	1.17	1.23	1.29	V
Bandgap Temperature Coefficient	$V_{TEMPCO}$	Box method	30			ppm
Reference Dynamic Current	$I_{REF\_EXT}$	ADC_XREF = 1, ADC active	4.1			$\mu A$
Reference Input Capacitance	$C_{REFIN}$	Dynamically switched capacitance, ADC_XREF = 1, ADC active	250			$fF$

**SPI MASTER/SPIX MASTER Electrical Characteristics**

(Guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Frequency	$f_{MCK}$			48		MHz
SCLK Period	$t_{MCK}$			$1/f_{MCK}$		ns
SCLK Output Pulse-Width High/Low	$t_{MCH}, t_{MCL}$			$t_{MCK}/2$		ns
MOSI Output Hold Time After SCLK Sample Edge	$t_{MOH}$			$t_{MCK}/2$		ns
MOSI Output Valid to Sample Edge	$t_{MOV}$			$t_{MCK}/2$		ns
MISO Input Valid to SCLK Sample Edge Setup	$t_{MIS}$			3		ns
MISO Input to SCLK Sample Edge	$t_{MIH}$			0		ns




Figure 1. SPI Master/SPIx Master Communications Timing Diagram

**USB Electrical Characteristics**

(Guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
USB PHY Supply Voltage	$V_{DDB}$		2.97	3.3	3.63	V
Single-Ended Input High Voltage DP, DM	$V_{IHD}$		2			V
Single-Ended Input Low Voltage DP, DM	$V_{ILD}$			0.8		V
Output Low Voltage DP, DM	$V_{OLD}$	$R_L = 1.5\text{k}\Omega$ from DP to 3.6V		0.3		V
Output High Voltage DP, DM	$V_{OHD}$	$R_L = 15\text{k}\Omega$ from DP and DM to $V_{SS}$	2.8			V
Differential Input Sensitivity DP, DM	$V_{DI}$	DP to DM	0.2			V
Common-Mode Voltage Range	$V_{CM}$	Includes $V_{DI}$ range	0.8	2.5		V
Single-Ended Receiver Threshold	$V_{SE}$		0.8	2.0		V
Single-Ended Receiver Hysteresis	$V_{SEH}$			200		mV
Differential Output Signal Cross-Point Voltage	$V_{CRS}$	$C_L = 50\text{pF}$	1.3	2.0		V
DP, DM Off-State Input Impedance	$R_{LZ}$		300			$\text{k}\Omega$
Driver Output Impedance	$R_{DRV}$	Steady-state drive	28	44		$\Omega$
DP Pull-up Resistor	$R_{PU}$	Idle	0.9	1.575		$\text{k}\Omega$
		Receiving	1.425	3.09		

**USB Timing Electrical Characteristics**(AC Electrical Specifications are guaranteed by design and are not production tested,  $V_{DD18} = V_{RST}$  to 1.89V,  $V_{DDB} = 3.63\text{V}$ ,  $T_A = -20^\circ\text{C}$  to  $+85^\circ\text{C}$ , Guaranteed by design and not production tested.)





PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DP, DM Rise Time (Transmit)	$t_R$	$C_L = 50\text{pF}$	4	20		ns
DP, DM Fall Time (Transmit)	$t_F$	$C_L = 50\text{pF}$	4	20		ns
Rise/Fall Time Matching (Transmit)	$t_R, t_F$	$C_L = 50\text{pF}$	90	110		%


**Electrical Characteristics—I<sup>2</sup>C BUS**

(Guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCL Clock Frequency	$f_{SCL}$	Standard mode	100			kHz
		Fast mode	400			
Input High Voltage	$V_{IH\_I2C}$	Fast mode, $V_{DDIO}$ selected as I/O supply	0.7 × $V_{DDIO}$			V
		Fast mode, $V_{DDIOH}$ selected as I/O supply	0.7 × $V_{DDIOH}$			
		Standard mode, $V_{DDIO}$ selected as I/O supply	0.7 × $V_{DDIO}$			
		Standard mode, $V_{DDIOH}$ selected as I/O supply	0.7 × $V_{DDIOH}$			
Input Low Voltage	$V_{IL\_I2C}$	Fast mode, $V_{DDIO}$ selected as I/O supply	0.3 × $V_{DDIO}$			V
		Fast mode, $V_{DDIOH}$ selected as I/O supply	0.3 × $V_{DDIOH}$			
		Standard mode, $V_{DDIO}$ selected as I/O supply	0.3 × $V_{DDIO}$			
		Standard mode, $V_{DDIOH}$ selected as I/O supply	0.3 × $V_{DDIOH}$			
Input Hysteresis (Schmitt)	$V_{IHYS\_I2C}$	Fast-mode	300			mV
Output Logic-Low (Open Drain or Open Collector)	$V_{OL\_I2C}$	$V_{DDIO} = V_{DDIOH} = 1.71V$ , $V_{DDIO}$ selected as I/O supply, $I_{OL} = 4mA$ , normal drive configuration	0.2	0.4		V
		$V_{DDIO} = 1.71V$ $V_{DDIOH} = 2.97V$ , $V_{DDIOH}$ selected as I/O supply, $I_{OL} = 300\mu A$	0.2	0.45		


## Typical Operating Characteristics

 $(V_{DD12} = 1.2V, V_{DD18} = 1.8V)$ 

**Pin Configuration****100 WLP**

## Pin Configuration (continued)

## 100 TQFP



## Pin Description

100 WLP	100 TQFP-EP	NAME	FUNCTION
<b>POWER PINS</b>			
D9	58	V <sub>DDB</sub>	USB Transceiver Supply Voltage. This pin must be bypassed to V <sub>SS</sub> with a 1.0 $\mu$ F capacitor as close as possible to the package.
F2	11	V <sub>DD12</sub>	1.2V Nominal Supply Voltage. This pin must be bypassed to V <sub>SS</sub> with a 1.0 $\mu$ F capacitor as close as possible to the package.
C9	56	V <sub>RTC</sub>	RTC Supply Voltage. This pin must be bypassed to V <sub>SS</sub> with a 1.0 $\mu$ F capacitor as close as possible to the package.
B4	32	V <sub>DDA</sub>	Analog Supply Voltage. This pin must be bypassed to V <sub>SSA</sub> with a 1.0 $\mu$ F capacitor as close as possible to this pin.
J5, A9	47, 91	V <sub>DD18</sub>	1.8V Supply Voltage. This pin must be bypassed to V <sub>SS</sub> with a 1.0 $\mu$ F capacitor as close as possible to the package.
H2, E10	4, 61	V <sub>DDIO</sub>	I/O Supply Voltage. 1.8V $\leq$ V <sub>DDIO</sub> $\leq$ 3.6V. See the <a href="#">Electrical Characteristics</a> table for the V <sub>DDIO</sub> specification. This pin must be bypassed to V <sub>SS</sub> with a 1.0 $\mu$ F capacitor as close as possible to the package.
A2	27, 75	V <sub>DDIOH</sub>	I/O Supply Voltage, High. 1.8V $\leq$ V <sub>DDIOH</sub> $\leq$ 3.6V, always with V <sub>DDIOH</sub> $\geq$ V <sub>DDIO</sub> . See the <a href="#">Electrical Characteristics</a> table for the V <sub>DDIOH</sub> specification. This pin must be bypassed to V <sub>SS</sub> with a 1.0 $\mu$ F capacitor as close as possible to the package.
A4	36	V <sub>REF</sub>	ADC Reference. This pin must be left unconnected if an external reference is not used.
B9, D10, G2, J6, J2	7, 12, 28, 44, 57, 59, 60, 74, 92	V <sub>SS</sub>	Digital Ground
A3	35	V <sub>SSA</sub>	Analog Ground
—	—	EP	Exposed Pad (TQFP-EP Only). This pad must be connected to V <sub>SS</sub> . Refer to Application Note 3273: <i>Exposed Pads: A Brief Introduction</i> for additional information
<b>CLOCK PINS</b>			
C10	55	32KOUT	32kHz Crystal Oscillator Output
B10	54	32KIN	32kHz Crystal Oscillator Input. Connect a 6pF 32kHz crystal between 32KIN and 32KOUT for RTC operation. Optionally, an external clock source can be driven on 32KIN if the 32KOUT pin is left unconnected. A 32kHz crystal or external clock source is required for proper USB operation.
<b>USB PINS</b>			
E9	62	DP	USB DP Signal. This bidirectional pin carries the positive differential data or single-ended data. This pin is weakly pulled high internally when the USB is disabled.
F9	63	DM	USB DM Signal. This bidirectional pin carries the negative differential data or single-ended data. This pin is weakly pulled high internally when the USB is disabled.
<b>JTAG PINS</b>			
B5	34	TCK/SWCLK	JTAG Clock or Serial Wire Debug Clock. This pin has an internal 25k $\Omega$ pullup to V <sub>DDIO</sub> .
B6	38	TMS/SWDIO	JTAG Test Mode Select or Serial Wire Debug I/O. This pin has an internal 25k $\Omega$ pullup to V <sub>DDIO</sub> .
B7	40	TDO	JTAG Test Data Output
B8	42	TDI	JTAG Test Data Input. This pin has an internal 25k $\Omega$ pullup to V <sub>DDIO</sub> .

## Bump Description (continued)

100 WLP	100 TQFP-EP	NAME	FUNCTION
<b>RESET PINS</b>			
B3	25	RSTN	Hardware Power Reset (Active-Low) Input. The device remains in reset while this pin is in its active state. When the pin transitions to its inactive state, the device performs a POR reset (resetting all logic on all supplies except for real-time clock circuitry) and begins execution. This pin is internally connected with an internal 25kΩ pullup to the V <sub>RTC</sub> supply. This pin should be left unconnected if the system design does not provide a reset signal to the device.
B2	26	SRSTN	Software Reset, Active-Low Input/Output. The device remains in software reset while this pin is in its active state. When the pin transitions to its inactive state, the device performs a reset to the Arm CPU, digital registers and peripherals (resetting most of the core logic on the V <sub>DD12</sub> supply). This reset does not affect the POR only registers, RTC logic, Arm debug engine or JTAG debugger allowing for a soft reset without having to reconfigure all registers.  After the device senses SRSTN as a logic 0, the pin automatically reconfigures as an output sourcing a logic 0. The device continues to output for 6 system clock cycles and then repeats the input sensing/output driving until SRSTN is sensed inactive.  This pin is internally connected with an internal 25kΩ pullup to the V <sub>DDIO</sub> supply. This pin should be left unconnected if the system design does not provide a reset signal to the device.
<b>GENERAL-PURPOSE I/O AND SPECIAL FUNCTIONS (See the <a href="#">Applications Information</a> section for GPIO Matrix)</b>			
C3	24	P0.0	GPIO Port 0.0
C2	23	P0.1	GPIO Port 0.1
D5	22	P0.2	GPIO Port 0.2
D4	21	P0.3	GPIO Port 0.3
D2	20	P0.4	GPIO Port 0.4
D3	19	P0.5	GPIO Port 0.5
E4	18	P0.6	GPIO Port 0.6
E3	17	P0.7	GPIO Port 0.7
E2	16	P1.0	GPIO Port 1.0
E5	15	P1.1	GPIO Port 1.1
F4	14	P1.2	GPIO Port 1.2
F3	10	P1.3	GPIO Port 1.3
F5	3	P1.4	GPIO Port 1.4
E6	9	P1.5	GPIO Port 1.5
G3	6	P1.6	GPIO Port 1.6
G4	1	P1.7	GPIO Port 1.7
J3	100	P2.0	GPIO Port 2.0
H3	98	P2.1	GPIO Port 2.1
H4	94	P2.2	GPIO Port 2.2
J4	96	P2.3	GPIO Port 2.3
G5	93	P2.4	GPIO Port 2.4
H5	89	P2.5	GPIO Port 2.5

**Bump Description (continued)**

100 WLP	100 TQFP-EP	NAME	FUNCTION
G6	88	P2.6	GPIO Port 2.6
H6	87	P2.7	GPIO Port 2.7
F6	85	P3.0	GPIO Port 3.0
E7	84	P3.1	GPIO Port 3.1
H7	82	P3.2	GPIO Port 3.2
J7	81	P3.3	GPIO Port 3.3
G7	79	P3.4	GPIO Port 3.4
F7	77	P3.5	GPIO Port 3.5
J8	76	P3.6	GPIO Port 3.6
F8	71	P3.7	GPIO Port 3.7
J9	73	P4.0	GPIO Port 4.0
H8	70	P4.1	GPIO Port 4.1
H10	69	P4.2	GPIO Port 4.2
H9	68	P4.3	GPIO Port 4.3
G8	67	P4.4	GPIO Port 4.4
G10	66	P4.5	GPIO Port 4.5
G9	65	P4.6	GPIO Port 4.6
F10	64	P4.7	GPIO Port 4.7
D8	50	P5.0	GPIO Port 5.0
E8	49	P5.1	GPIO Port 5.1
C8	48	P5.2	GPIO Port 5.2
D7	46	P5.3	GPIO Port 5.3
C7	45	P5.4	GPIO Port 5.4
C6	33	P5.5	GPIO Port 5.5
D6	31	P5.6	GPIO Port 5.6
C5	30	P5.7	GPIO Port 5.7
C4	29	P6.0	GPIO Port 6.0
J10	72	P6.1	GPIO Port 6.1
K9	78	P6.2	GPIO Port 6.2
K8	80	P6.3	GPIO Port 6.3
K7	83	P6.4	GPIO Port 6.4
K6	86	P6.5	GPIO Port 6.5
K5	90	P6.6	GPIO Port 6.6
K4	95	P6.7	GPIO Port 6.7
K3	97	P7.0	GPIO Port 7.0
K2	99	P7.1	GPIO Port 7.1
J1	2	P7.2	GPIO Port 7.2
H1	5	P7.3	GPIO Port 7.3
G1	8	P7.4	GPIO Port 7.4
F1	13	P7.5	GPIO Port 7.5

**Bump Description (continued)**

100 WLP	100 TQFP-EP	NAME	FUNCTION
E1	-	P7.6	GPIO Port 7.6
D1	-	P7.7	GPIO Port 7.7
C1	-	P8.0	GPIO Port 8.0
B1	-	P8.1	GPIO Port 8.1
<b>ANALOG INPUT PINS</b>			
A5	37	AIN0	ADC Input 0. 5V tolerant input.
A6	39	AIN1	ADC Input 1. 5V tolerant input.
A7	41	AIN2	ADC Input 2
A8	39	AIN3	ADC Input 3
<b>NO CONNECT PINS</b>			
A1	51	N.C.	Not Connected.
A10	52	N.C.	Not Connected.
K1	53	N.C.	Not Connected.
K10	-	N.C.	Not Connected.

**Detailed Description**

The MAX32630–MAX32632 are low-power, mixed signal microcontrollers based on the Arm Cortex-M4 with FPU CPU with a maximum operating frequency of 96MHz. The MAX32631 and MAX32632 are secure versions of the MAX32630. They incorporate a trust protection unit (TPU) with encryption and advanced security features. Additionally, the MAX32632 provides a secure bootloader.

Application code executes from an onboard 2MB program flash memory, with up to 512KB SRAM available for general application use. An 8KB instruction cache improves execution throughput, and a transparent code scrambling scheme is used to protect customer intellectual property residing in the program flash memory. Additionally, a SPI execute in place (XIP) external memory interface allows application code and data (up to 16MB) to be accessed from an external SPI memory device.

A 10-bit delta-sigma ADC is provided with a multiplexer front end for four external input channels (two of which are 5V tolerant) and six internal channels. Dedicated divided supply input channels allow direct monitoring of onboard power supplies such as  $V_{DD12}$ ,  $V_{DD18}$ ,  $V_{DDB}$ , and  $V_{RTC}$  by the ADC. Built-in limit monitors allow converted input samples to be compared against user-configurable high and low limits, with an option to trigger an interrupt and wake the CPU from a low power mode if attention is required.

A wide variety of communications and interface peripherals are provided, including a USB 2.0 slave interface, three master SPI interfaces, one slave SPI interface, four UART interfaces with multidrop support, three master I<sup>2</sup>C interfaces, and a slave I<sup>2</sup>C interface.

**Arm Cortex-M4 with FPU CPU**

The Arm Cortex-M4 with FPU CPU is ideal for the emerging category of wearable medical and wellness applications. The architecture combines high-efficiency signal processing functionality with low power, low cost, and ease of use.

The DSP supports single instruction multiple data (SIMD) path DSP extensions, providing:

- Four parallel 8-bit add/sub
- Floating point single precision
- Two parallel 16-bit add/sub
- Two parallel MACs
- 32- or 64-bit accumulate
- Signed, unsigned, data with or without saturation.

**Analog-to-Digital Converter**

The 10-bit delta-sigma ADC provides 4 external inputs and can also be configured to measure all internal power supplies. It operates at a maximum of 7.8ksps. AIN0 and AIN1 are 5V tolerant, making them suitable for monitoring batteries.

An optional feature allows samples captured by the ADC to be automatically compared against user-programmable high and low limits. Up to four channel limit pairs can be

configured in this way. The comparison allows the ADC to trigger an interrupt (and potentially wake the CPU from a low-power sleep mode) when a captured sample goes outside the preprogrammed limit range. Since this comparison is performed directly by the sample limit monitors, it can be performed even while the main CPU is suspended in a low power mode.

The ADC reference is selectable:

- Internal bandgap
- External reference
- $V_{DD18}$ . This option disables the reference buffer to minimize power consumption.

### Pulse Train Engine

Sixteen independent pulse train generators provide either a square wave or a repeating pattern from 2 bits to 32 bits in length. The frequency of each enabled pulse train

generator is also set separately, based on a divide down (divide by 2, divide by 4, divide by 8, etc.) of the input pulse train module clock.

Any single pulse train generator or any desired group of pulse train generators can be restarted at the beginning of their patterns and synchronized with one another ensuring simultaneous startup. Additionally, each pulse train can operate in a single shot mode.

### Clocking Scheme

The high-frequency internal relaxation oscillator operates at a nominal frequency of 96MHz. It is the primary clock source for the digital logic and peripherals. Select a 4MHz internal oscillator to optimize active power consumption.

Wakeup is possible from either the 4MHz internal oscillator or the 96MHz internal oscillator.




Figure 2. MAX32630–MAX32632 Clock Scheme

An external 32.768kHz timebase is required when using the RTC or USB features of the device. The time base can be generated by attaching a 32kHz crystal connected between 32KIN and 32KOUT, or an external clock source can also be applied to the 32KIN pin. The external clock source must meet the electrical/timing requirements in the EC table. The 32kHz output can be directed out to pin P1.7 and remains active in all low power modes including LP0.

### Interrupt Sources

The Arm nested vector interrupt controller (NVIC) provides a high-speed, deterministic interrupt response, interrupt masking, and multiple interrupt sources. Each peripheral is connected to the NVIC and can have multiple interrupt flags to indicate the specific source of the interrupt within the peripheral. 55 distinct interrupts can be grouped by firmware into 8 levels of priority (including internal and external interrupts). There are 9 interrupts for the GPIO ports, one for each port.

### Real-Time Clock and Wake-Up Timer

A real-time clock (RTC) keeps the time of day in absolute seconds. The 32-bit seconds register can count up to approximately 136 years and be translated to calendar format by application software. A time-of-day alarm and independent subsecond alarm can cause an interrupt or wake the device from stop mode. The minimum wake-up interval is 244μs. The V<sub>RTC</sub> supply supports SRAM retention in power mode LP0.

### CRC Module

A CRC hardware module is included to provide fast calculations and data integrity checks by application software.

The CRC module supports both the CRC-16-CCITT and CRC-32 ( $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$ ) polynomials.

### Watchdog Timers

Two independent watchdog timers (WDT0 and WDT1) with window support are provided. The watchdog timers are independent and have multiple clock source options to ensure system security. The watchdog uses a 32-bit timer with prescaler to generate the watchdog reset. When enabled, the watchdog timers must be written prior to timeout or within a window of time if window mode is enabled. Failure to write the watchdog timer during the programmed timing window results in a watchdog timeout. The WDT0 or WDT1 flags are set on reset if a watchdog expiration caused the system reset. The clock source options for the watchdog timers WDT0 and WDT1 include:

- Scaled system clock
- Real-time clock
- Power management clock

A third watchdog timer (WDT2) is provided for recovery from runaway code or system unresponsiveness. This recovery watchdog uses a 16-bit timer to generate the watchdog reset. When enabled, this watchdog must be written prior to timeout, resulting in a watchdog timeout. The WDT2 flag is set on reset if a watchdog expiration caused the system reset. The clock source for the recovery watchdog is the 8kHz nano ring, and the granularity of the timeout period is intended only for system recovery.




Figure 4. Timer Block Diagram, 32-Bit Mode

## Programmable Timers

Six 32-bit timers provide timing, capture/compare, or generation of pulse-width modulated (PWM) signals. Each of the 32-bit timers can also be split into two 16-bit timers, enabling 12 standard 16-bit timers.

32-bit timer features:

- 32-bit up/down autoreload
- Programmable 16-bit prescaler
- PWM output generation
- Capture, compare, and capture/compare capability
- GPIOs can be assigned as external timer inputs, clock gating or capture, limited to an input frequency of 1/4 of the peripheral clock frequency
- Timer output pin
- Configurable as 2x 16-bit general purpose timers
- Timer interrupt

## Serial Peripherals

### USB Controller

The integrated USB slave controller is compliant with the full-speed (12Mb/s) USB 2.0 specification. The integrated USB physical interface (PHY) reduces board space and system cost. An integrated voltage regulator enables smart switching between the main supply and V<sub>DDB</sub> when connected to a USB host controller.

The USB controller supports DMA for the endpoint buffers. A total of 7 endpoint buffers are supported with configurable selection of IN or OUT in addition to endpoint 0.

An external 32kHz crystal or clock source is required for USB operation, even if the RTC function is not used. Although the USB timing is derived from the internal 96MHz oscillator, the default accuracy is not sufficient for USB operation. Periodic firmware adjustments of the 96MHz oscillator, using the 32kHz timebase as a reference, are necessary to comply with the USB timing requirements.

### I<sup>2</sup>C Master and Slave Ports

The I<sup>2</sup>C interface is a bidirectional, two-wire serial bus that provides a medium-speed communications network. It can operate as a one-to-one, one-to-many or many-to-many communications medium. Three I<sup>2</sup>C master engines and one I<sup>2</sup>C-selectable slave engine interface to a wide variety of I<sup>2</sup>C-compatible peripherals. These engines support both Standard-mode and Fast-mode I<sup>2</sup>C standards. The slave engine shares the same I/O port as the master engines and is selectable through the I/O configuration settings. It provides the following features:

- Master or slave mode operation
- Supports standard (7-bit) addressing or 10-bit addressing
- Support for clock stretching to allow slower slave devices to operate on higher speed busses
- Multiple transfer rates
- Standard-mode: 100kbps
- Fast-mode: 400kbps
- Internal filter to reject noise spikes
- Receiver FIFO depth of 16 bytes
- Transmitter FIFO depth of 16 bytes

### Serial Peripheral Interface—Master

The SPI master-mode-only (SPIM) interface operates independently in a single or multiple slave system and is fully accessible to the user application.

The SPI ports provide a highly configurable, flexible, and efficient interface to communicate with a wide variety of SPI slave devices. The three SPI master ports (SPI0, SPI1, SPI2) support the following features:

- SPI modes (0, 3) for single-bit communication
- 3- or 4-wire mode for single-bit slave device communication
- Full-duplex operation in single-bit, 4-wire mode
- Dual and Quad I/O supported
- Up to 5 slave select lines per port
- Up to 2 slave ready lines
- Programmable interface timing
- Programmable SCK frequency and duty cycle
- High-speed AHB access to transmit and receive using 32-byte FIFOs
- SS assertion and deassertion timing with respect to leading/trailing SCK edge

### Serial Peripheral Interface—Slave

The SPI slave (SPIS) port provide a highly configurable, flexible, and efficient interface to communicate with a wide variety of SPI master devices. The SPI slave interface supports the following features:

- Supports SPI modes 0 and 3
- Full-duplex operation in single-bit, 4-wire mode
- Slave select polarity fixed (active low)
- Dual and Quad I/O supported
- High-speed AHB access to transmit and receive using 32-byte FIFOs
- Four interrupts to monitor FIFO levels

**Serial Peripheral Interface Execute in Place (SPIX)  
Master**

The SPI execute in place (SPIX) master allows the CPU to transparently execute instructions stored in an external SPI flash. Instructions fetched through the SPIX master are cached just like instructions fetched from internal program memory. The SPIX master can also be used to access large amounts of external static data that would otherwise reside in internal data memory.

**UART**

All four universal asynchronous receiver-transmitter (UART) interfaces support full-duplex asynchronous communication with optional hardware flow control (HFC) modes to prevent data overruns. If HFC mode is enabled on a given port, the system uses two extra pins to implement the industry standard request to send (RTS) and clear to send (CTS) methodology. Each UART is individually programmable.

- 2-wire interface or 4-wire interface with flow control
- 32-byte send/receive FIFO
- Full-duplex operation for asynchronous data transfers
- Programmable interrupt for receive and transmit
- Independent baud-rate generator
- Programmable 9th bit parity support
- Multidrop support
- Start/stop bit support
- Hardware flow control using RTS/CTS
- Maximum baud rate 1843.2kbps

**Trust Protection Unit (TPU) (MAX32631/MAX32632)**

The TPU enhances cryptographic data security for valuable intellectual property (IP) and data. High-speed, hardware-based cryptographic accelerators perform mathematical computations that support cryptographic algorithms, including:

- AES-128
- AES-192
- AES-256
- 1024-bit DSA
- 2048-bit (CRT)

The device provides a true random number generator that can be used to create cryptographic keys for any application.

The MAX32632 also provides a secure bootloader that uses the FIPS186-4 ECDSA algorithm and has a low impact on performance. It guarantees the authenticity and integrity of digitally signed code and data in internal

flash memory, providing assurance that only the intended customer firmware is executed at boot time.

The code verification public key is also personalized by the customer and certified by Maxim, allowing the customer to take ownership of the device.

**Peripheral Management Unit (PMU)**

The PMU is a DMA-based link list processing engine that performs operations and data transfers involving memory and/or peripherals in the advanced peripheral bus (APB) and advanced high-performance bus (AHB) peripheral memory space while the main CPU is in a sleep state. This allows low-overhead peripheral operations to be performed without the CPU, significantly reducing overall power consumption. Using the PMU with the CPU in a sleep state provides a lower noise environment critical for obtaining optimum ADC performance.

Key features of the PMU engine include:

- Six independent channels with round-robin scheduling allows for multiple parallel operations
- Programmed using SRAM-based PMU op codes
- PMU action can be initiated from interrupt conditions from peripherals without CPU
- Integrated AHB bus master
- Coprocessor-like state machine

**Additional Documentation**

Engineers must have the following documents to fully use this device:

- This data sheet, containing pin descriptions, feature overviews, and electrical specifications
- The device-appropriate user guide, containing detailed information and programming guidelines for core features and peripherals
- Errata sheets for specific revisions noting deviations from published specifications

**Development and Technical Support**

Contact technical support for information about highly versatile, affordable development tools, available from Maxim Integrated and third-party vendors.

- Evaluation kits
- Software development kit
- Compilers
- Integrated development environments (IDEs)
- USB interface modules for programming and debugging

**Applications Information****Table 1. General-Purpose I/O Matrix**

	PRIMARY FUNCTION	SECONDARY FUNCTION	TERCIARY FUNCTION	QUATERNARY FUNCTION	PULSE TRAIN	TIMER INPUT	GPIO INTERRUPT
P0.0	UART0A_RX	UART0B_TX			PT_PT0	TIMER_TMR0	GPIO_INT(P0)
P0.1	UART0A_TX	UART0B_RX			PT_PT1	TIMER_TMR1	GPIO_INT(P0)
P0.2	UART0A_CTS	UART0B_RTS			PT_PT2	TIMER_TMR2	GPIO_INT(P0)
P0.3	UART0A_RTS	UART0B_CTS			PT_PT3	TIMER_TMR3	GPIO_INT(P0)
P0.4	SPIM0A_SCK				PT_PT4	TIMER_TMR4	GPIO_INT(P0)
P0.5	SPIM0A_MOSI/SDIO0				PT_PT5	TIMER_TMR5	GPIO_INT(P0)
P0.6	SPIM0A_MISO/SDIO1				PT_PT6	TIMER_TMR0	GPIO_INT(P0)
P0.7	SPIM0A_SS0				PT_PT7	TIMER_TMR1	GPIO_INT(P0)
P1.0	SPIM1A_SCK	SPIX0A_SCK			PT_PT8	TIMER_TMR2	GPIO_INT(P1)
P1.1	SPIM1A_MOSI/SDIO0	SPIX0A_SDIO0			PT_PT9	TIMER_TMR3	GPIO_INT(P1)
P1.2	SPIM1A_MISO/SDIO1	SPIX0A_SDIO1			PT_PT10	TIMER_TMR4	GPIO_INT(P1)
P1.3	SPIM1A_SS0	SPIX0A_SS0			PT_PT11	TIMER_TMR5	GPIO_INT(P1)
P1.4	SPIM1A_SDIO2	SPIX0A_SDIO2			PT_PT12	TIMER_TMR0	GPIO_INT(P1)
P1.5	SPIM1A_SDIO3	SPIX0A_SDIO3			PT_PT13	TIMER_TMR1	GPIO_INT(P1)
P1.6	I2CM0A/S0A_SDA				PT_PT14	TIMER_TMR2	GPIO_INT(P1)
P1.7	I2CM0A/S0A_SCL				PT_PT15	TIMER_TMR3	GPIO_INT(P1)
P2.0	UART1A_RX	UART1B_TX			PT_PT0	TIMER_TMR4	GPIO_INT(P2)
P2.1	UART1A_TX	UART1B_RX			PT_PT1	TIMER_TMR5	GPIO_INT(P2)
P2.2	UART1A_CTS	UART1B_RTS			PT_PT2	TIMER_TMR0	GPIO_INT(P2)
P2.3	UART1A_RTS	UART1B_CTS			PT_PT3	TIMER_TMR1	GPIO_INT(P2)
P2.4	SPIM2A_SCK				PT_PT4	TIMER_TMR2	GPIO_INT(P2)
P2.5	SPIM2A_MOSI/SDIO0				PT_PT5	TIMER_TMR3	GPIO_INT(P2)
P2.6	SPIM2A_MISO/SDIO1				PT_PT6	TIMER_TMR4	GPIO_INT(P2)
P2.7	SPIM2A_SS0				PT_PT7	TIMER_TMR5	GPIO_INT(P2)
P3.0	UART2A_RX	UART2B_TX			PT_PT8	TIMER_TMR0	GPIO_INT(P3)
P3.1	UART2A_TX	UART2B_RX			PT_PT9	TIMER_TMR1	GPIO_INT(P3)
P3.2	UART2A_CTS	UART2B_RTS			PT_PT10	TIMER_TMR2	GPIO_INT(P3)
P3.3	UART2A_RTS	UART2B_CTS			PT_PT11	TIMER_TMR3	GPIO_INT(P3)
P3.4	I2CM1A/S0B_SDA	SPIM2A_SS1			PT_PT12	TIMER_TMR4	GPIO_INT(P3)
P3.5	I2CM1A/S0B_SCL	SPIM2A_SS2			PT_PT13	TIMER_TMR5	GPIO_INT(P3)
P3.6	SPIM1A_SS1	SPIX_SS1			PT_PT14	TIMER_TMR0	GPIO_INT(P3)
P3.7	SPIM1A_SS2	SPIX_SS2			PT_PT15	TIMER_TMR1	GPIO_INT(P3)
P4.0	OWM_I/O	SPIM2A_SR0			PT_PT0	TIMER_TMR2	GPIO_INT(P4)
P4.1	OWM_PUPEN	SPIM2A_SR1			PT_PT1	TIMER_TMR3	GPIO_INT(P4)
P4.2	SPIM0A_SDIO2	SPIS0A_SDIO2			PT_PT2	TIMER_TMR4	GPIO_INT(P4)
P4.3	SPIM0A_SDIO3	SPIS0A_SDIO3			PT_PT3	TIMER_TMR5	GPIO_INT(P4)
P4.4	SPIM0A_SS1	SPIS0A_SCLK			PT_PT4	TIMER_TMR0	GPIO_INT(P4)

**Table 1. General-Purpose I/O Matrix (continued)**

	PRIMARY FUNCTION	SECONDARY FUNCTION	TERTIALY FUNCTION	QUATERNARY FUNCTION	PULSE TRAIN	TIMER INPUT	GPIO INTERRUPT
P4.5	SPIM0A_SS2	SPIS0A_MOSI/ SDIO0			PT_PT5	TIMER_TMR1	GPIO_INT(P4)
P4.6	SPIM0A_SS3	SPIS0A_MISO/ SDIO1			PT_PT6	TIMER_TMR2	GPIO_INT(P4)
P4.7	SPIM0A_SS4	SPIS0A_SSEL			PT_PT7	TIMER_TMR3	GPIO_INT(P4)
P5.0		SPIM2B_SCK			PT_PT8	TIMER_TMR4	GPIO_INT(P5)
P5.1		SPIM2B_MOSI/ SDIO0			PT_PT9	TIMER_TMR5	GPIO_INT(P5)
P5.2		SPIM2B_MISO/ SDIO1			PT_PT10	TIMER_TMR0	GPIO_INT(P5)
P5.3		SPIM2B_SS0	UART3A_RX	UART3B_TX	PT_PT11	TIMER_TMR1	GPIO_INT(P5)
P5.4		SPIM2B_SDIO2	UART3A_TX	UART3B_RX	PT_PT12	TIMER_TMR2	GPIO_INT(P5)
P5.5		SPIM2B_SDIO3	UART3A_CTS	UART3B_RTS	PT_PT13	TIMER_TMR3	GPIO_INT(P5)
P5.6		SPIM2B_SR	UART3A_RTS	UART3B_CTS	PT_PT14	TIMER_TMR4	GPIO_INT(P5)
P5.7	I2CM2A/S0C_SDA	SPIM2B_SS1			PT_PT15	TIMER_TMR5	GPIO_INT(P5)
P6.0	I2CM2A/S0C_SCL	SPIM2B_SS2			PT_PT0	TIMER_TMR0	GPIO_INT(P6)
P6.1	SPIM2C_SCK	SPIS0B_SCK			PT_PT1	TIMER_TMR1	GPIO_INT(P6)
P6.2	SPIM2C_MOSI/SDIO0	SPIS0B_MOSI/ SDIO0			PT_PT2	TIMER_TMR2	GPIO_INT(P6)
P6.3	SPIM2C_MISO/SDIO1	SPIS0B_MISO/ SDIO1			PT_PT3	TIMER_TMR3	GPIO_INT(P6)
P6.4	SPIM2C_SS0	SPIS0B_SSEL			PT_PT4	TIMER_TMR4	GPIO_INT(P6)
P6.5	SPIM2C_SDIO2	SPIS0B_SDIO2			PT_PT5	TIMER_TMR5	GPIO_INT(P6)
P6.6	SPIM2C_SDIO3	SPIS0B_SDIO3			PT_PT6	TIMER_TMR0	GPIO_INT(P6)
P6.7	SPIM2C_SR0	I2CM2B/SE_SDA			PT_PT7	TIMER_TMR1	GPIO_INT(P6)
P7.0	SPIM2C_SS1	I2CM2B/SE_SCL			PT_PT8	TIMER_TMR2	GPIO_INT(P7)
P7.1	SPIM2C_SS2	I2CM1B/SD_SDA			PT_PT9	TIMER_TMR3	GPIO_INT(P7)
P7.2	SPIM2C_SR1	I2CM1B/SD_SCL			PT_PT10	TIMER_TMR4	GPIO_INT(P7)
P7.3	SPIS0C_SCK	I2CM2C/SG_SDA			PT_PT11	TIMER_TMR5	GPIO_INT(P7)
P7.4	SPIS0C_MOSI/SDIO0	I2CM2C/SG_SCL			PT_PT12	TIMER_TMR0	GPIO_INT(P7)
P7.5	SPIS0C_MISO/SDIO1				PT_PT13	TIMER_TMR1	GPIO_INT(P7)
P7.6	SPIS0C_SS0				PT_PT14	TIMER_TMR2	GPIO_INT(P7)
P7.7	SPIS0C_SDIO2	I2CM1C/SF_SDA			PT_PT15	TIMER_TMR3	GPIO_INT(P7)
P8.0	SPIS0C_SDIO3	I2CM1C/SF_SCL			PT_PT0	TIMER_TMR4	GPIO_INT(P8)
P8.1					PT_PT1	TIMER_TMR5	GPIO_INT(P8)

## Ordering Information

PART	FLASH (MB)	SRAM (KB)	TRUST PROTECTION UNIT (TPU)	SECURE BOOTLOADER	PIN-PACKAGE
<b>MAX32630IWQ+</b>	2	512	No	No	100 WLP
MAX32630IWQ+T	2	512	No	No	100 WLP
MAX32630ICQ+	2	512	No	No	100 TQFP-EP
<b>MAX32631IWQ+</b>	2	512	Yes	No	100 WLP
MAX32631IWQ+T	2	512	Yes	No	100 WLP
MAX32631ICQ+	2	512	Yes	No	100 TQFP-EP
<b>MAX32632IWQ+</b>	2	512	Yes	Yes	100 WLP
MAX32632IWQ+T	2	512	Yes	Yes	100 WLP

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

**Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	3/16	Initial release	—
1	6/17	Added MAX32632 description and part numbers, updated <i>Ordering Information</i> , changed PRNG references to true random number generator, corrected Arm trademark references	1–25
2	11/17	Updated <i>Ordering Information</i> , added TQFP-EP,	24
3	3/18	Removed MAX32632 part number, updated <i>General Description</i> and <i>Benefits and Features</i> sections, added TQFP-EP in the <i>Pin Description</i> , updated Arm references	1–26
4	4/18	Added MAX32632, updated <i>General Description</i> , <i>Benefits and Features</i> , <i>Simplified Block Diagram</i> , Arm references, <i>Pin Description</i> , <i>Detailed Description</i> , Figure 2, <i>Watchdog Timers</i> , <i>Trust Protection Unit (TPU) (MAX32631/MAX32632)</i> , <i>Additional Documentation</i> , <i>Ordering Information</i>	1–26
5	10/18	Updated title, <i>Benefits and Features</i> , <i>Detailed Description</i> , Figure 2, <i>Trust Protection Unit (TPU) (MAX32631/MAX32632)</i> sections	1, 18, 19, 22, 26
5.1		Added link to 100 TQFP-EP package outline and land pattern	3

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at [www.maximintegrated.com](http://www.maximintegrated.com).

*Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.*

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

[MAX32631IWG+T](#) [MAX32630IWG+T](#) [MAX32630ICQ+W](#) [MAX32631ICQ+](#) [MAX32630ICQ+](#) [MAX32631IWG+](#)  
[MAX32631ICQ+W](#) [MAX32630IWQ+T](#) [MAX32631IWQ+T](#)