

General Description

The Cypress CYBLE-222014-01 is a fully certified and qualified module supporting Bluetooth® Low Energy (BLE) 4.2 wireless communication. The CYBLE-222014-01 is a turnkey solution and includes onboard crystal oscillators, chip antenna, passive components, and Cypress PSoC 4 BLE. Refer to the PSoC 4 BLE [datasheet](#) for additional details on the capabilities of the BLE device used on this module.

The CYBLE-222014-01 supports a number of peripheral functions (ADC, timers, counters, PWM) and serial communication protocols (I^2C , UART, SPI) through its programmable architecture. The CYBLE-222014-01 includes a royalty-free BLE stack compatible with Bluetooth 4.2 and provides up to 16 GPIOs in a small $10 \times 10 \times 1.80$ mm package.

The CYBLE-222014-01 is drop-in compatible with the CYBLE-022001-00 (128KB BT 4.1) and CYBLE-222005-00 (256KB BT 4.1).

Module Description

- Module size: $10.0 \text{ mm} \times 10.0 \text{ mm} \times 1.80 \text{ mm}$ (with shield)
- 256-KB flash memory, 32-KB SRAM memory
- Up to 16 GPIOs configurable as open drain high/low, pull-up/pull-down, HI-Z analog, HI-Z digital, or strong output
- Bluetooth 4.2 qualified single-mode module
 - QDID: [82978](#)
 - Declaration ID: [D030801](#)
- Certified to FCC, CE MIC, KC, and ISED regulations
- Eight-channel direct memory access (DMA) controller
- 32-bit processor (0.9 DMIPS/MHz) with single-cycle 32-bit multiply, operating at up to 48 MHz
- Industrial temperature range: -40°C to $+85^\circ\text{C}$
- Watchdog timer with dedicated internal low-speed oscillator (ILO)
- Two-pin SWD for programming

Power Consumption

- TX output power: -18 dbm to $+3 \text{ dbm}$
- Received signal strength indicator (RSSI) with 1-dB resolution
- TX current consumption of 15.6 mA (radio only, 0 dbm)
- RX current consumption of 16.4 mA (radio only)
- Low power mode support
 - Deep Sleep: 1.3 μA with watch crystal oscillator (WCO) on
 - Hibernate: 150 nA with SRAM retention
 - Stop: 60 nA with XRES wakeup

Functional Capabilities

- Up to 15 capacitive sensors for buttons or sliders with best-in-class signal-to-noise ratio (SNR) and liquid tolerance
- 12-bit, 1-Msps SAR ADC with internal reference, sample-and-hold (S/H), and channel sequencer
- Two serial communication blocks (SCBs) supporting I^2C (master/slave), SPI (master/slave), or UART
- Four dedicated 16-bit timer, counter, or PWM blocks (TCPWMs)
- Programmable low-voltage detect (LVD) from 1.8 V to 4.5 V
- I^2S master interface
- Bluetooth Low Energy protocol stack supporting generic access profile (GAP) Central, Peripheral, Observer, or Broadcaster roles
- Switches between Central and Peripheral roles on-the-go
- Standard Bluetooth Low Energy profiles and services for interoperability
- Custom profile and service for specific use cases

Benefits

The CYBLE-222014-01 module is provided as a turnkey solution, including all necessary hardware required to use BLE communication standards.

- Proven, qualified, and certified hardware design ready to use
- Small footprint ($10 \times 10 \text{ mm} \times 1.80 \text{ mm}$), perfect for space constrained applications
- Reprogrammable architecture
- Fully certified module eliminates the time needed for design, development and certification processes
- Bluetooth SIG qualified with QDID and Declaration ID
- Flexible communication protocol support
- PSoC Creator™ provides an easy-to-use integrated design environment (IDE) to configure, develop, program, and test a BLE application

More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right module for your design, and to help you to quickly and effectively integrate the module into your design.

- Overview: [EZ-BLE Module Portfolio](#), [Module Roadmap](#)
- [PSoC 4 BLE Silicon Datasheet](#)
- Application notes: Cypress offers a number of BLE application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with EZ-BLE modules are:
 - [AN96841](#) - Getting Started with EZ-BLE Module
 - [AN91267](#) - Getting Started with PSoC® 4 BLE
 - [AN97060](#) - PSoC® 4 BLE and PRoC™ BLE - Over-The-Air (OTA) Device Firmware Upgrade (DFU) Guide
 - [AN91162](#) - Creating a BLE Custom Profile
 - [AN91184](#) - PSoC 4 BLE - Designing BLE Applications
 - [AN92584](#) - Designing for Low Power and Estimating Battery Life for BLE Applications
 - [AN85951](#) - PSoC® 4 CapSense® Design Guide
 - [AN95089](#) - PSoC® 4/PRoC™ BLE Crystal Oscillator Selection and Tuning Techniques
 - [AN91445](#) - Antenna Design and RF Layout Guidelines
- Technical Reference Manual (TRM):
 - PRoC® BLE [Technical Reference Manual](#)

- Knowledge Base Articles
 - [KBA212312](#) - Pin Mapping Differences Between the EZ-BLE™ Creator Evaluation Board (CYBLE-222014-EVAL) and the BLE Pioneer Kit (CY8CKIT-042-BLE)
 - [KBA97095](#) - EZ-BLE™ Module Placement
 - [KBA210559](#) - RF Regulatory Certifications for EZ-BLE™ Creator Module CYBLE-222014-01
 - [KBA213976](#) - FAQ for BLE and Regulatory Certifications with EZ-BLE modules
 - [KBA210802](#) - Queries on BLE Qualification and Declaration Processes
 - [KBA2108122](#) - 3D Model Files for EZ-BLE/EZ-BT Modules
- Development Kits:
 - [CYBLE-222014-EVAL](#), CYBLE-222014-01 Evaluation Board
 - [CY8CKIT-042-BLE](#), Bluetooth® Low Energy (BLE) Pioneer Kit
 - [CY8CKIT-002](#), PSoC® MiniProg3 Program and Debug Kit
- Test and Debug Tools:
 - [CYSmart](#), Bluetooth® LE Test and Debug Tool (Windows)
 - [CYSmart Mobile](#), Bluetooth® LE Test and Debug Tool (Android/iOS Mobile App)

Two Easy-To-Use Design Environments to Get You Started Quickly

PSoC® Creator™ Integrated Design Environment (IDE)

PSoC Creator is an Integrated Design Environment (IDE) that enables concurrent hardware and firmware editing, compiling and debugging of PSoC 3, PSoC 4, PSoC 5LP, PSoC 4 BLE and EZ-BLE module systems with no code size limitations. PSoC peripherals are designed using schematic capture and simple graphical user interface (GUI) with over 120 pre-verified, production-ready PSoC Components™.

PSoC Components are analog and digital “virtual chips,” represented by an icon that users can drag-and-drop into a design and configure to suit a broad array of application requirements.

Bluetooth Low Energy Component

The [Bluetooth Low Energy Component](#) inside PSoC Creator provides a comprehensive GUI-based configuration window that lets you quickly design BLE applications. The Component incorporates a Bluetooth Core Specification v4.1 compliant BLE protocol stack and provides API functions to enable user applications to interface with the underlying Bluetooth Low Energy Sub-System (BLESS) hardware via the stack.

EZ-Serial™ BLE Firmware Platform

The [EZ-Serial Firmware Platform](#) provides a simple way to access the most common hardware and communication features needed in BLE applications. EZ-Serial implements an intuitive API protocol over the UART interface and exposes various status and control signals through the module’s GPIOs, making it easy to add BLE functionality quickly to existing designs.

Use a simple serial terminal and evaluation kit to begin development without requiring an IDE. Refer to the EZ-Serial web page for User Manuals and instructions for getting started as well as detailed reference materials.

EZ-BLE modules are pre-flashed with the EZ-Serial Firmware Platform. If you do not have EZ-Serial pre-loaded on your module, you can download each EZ-BLE module’s firmware images on the [EZ-Serial web page](#).

Technical Support

- [Frequently Asked Questions \(FAQs\)](#): Learn more about our BLE ECO System.
- [Forum](#): See if your question is already answered by fellow developers on the PSoC 4 BLE.
- Visit our [support](#) page and create a [technical support case](#) or contact a [local sales representatives](#). If you are in the United States, you can talk to our technical support team by calling our toll-free number: +1-800-541-4736. Select option 2 at the prompt.

Contents

Overview	4
Module Description.....	4
Pad Connection Interface	6
Recommended Host PCB Layout	7
Digital and Analog Capabilities and Connections	9
Power Supply Connections and Recommended External Components	10
Connection Options.....	10
External Component Recommendation	10
Critical Components List	12
Antenna Design.....	12
Electrical Specification	13
GPIO	15
XRES	17
Digital Peripherals	19
Serial Communication	21
Memory	22
System Resources	22
Environmental Specifications	28
Environmental Compliance	28
RF Certification	28
Safety Certification	28
Environmental Conditions	28
ESD and EMI Protection	28
Regulatory Information	29
FCC	29
ISED	30
European R&TTE Declaration of Conformity	30
MIC Japan	31
KC Korea	31
Packaging	32
Ordering Information	34
Part Numbering Convention	34
Document Conventions	35
Document History Page	36
Sales, Solutions, and Legal Information	37
Worldwide Sales and Design Support.....	37
Products	37
PSoC® Solutions	37
Cypress Developer Community	37
Technical Support	37

Overview

Module Description

The CYBLE-222014-01 module is a complete module designed to be soldered to the applications main board.


Module Dimensions and Drawing

Cypress reserves the right to select components (including the appropriate BLE device) from various vendors to achieve the BLE module functionality. Such selections will still guarantee that all height restrictions of the component area are maintained. Designs should be held within the physical dimensions shown in the mechanical drawings in [Figure 1](#). All dimensions are in millimeters (mm).

Table 1. Module Design Dimensions

Dimension Item	Specification	
Module dimensions	Length (X)	10.00 \pm 0.15 mm
	Width (Y)	10.00 \pm 0.15 mm
Antenna location dimensions	Length (X)	7.00 \pm 0.15 mm
	Width (Y)	5.00 \pm 0.15 mm
PCB thickness	Height (H)	0.50 \pm 0.10 mm
Shield height	Height (H)	1.10 \pm 0.10 mm
Maximum component height	Height (H)	1.30-mm typical (chip antenna)
Total module thickness (bottom of module to highest component)	Height (H)	1.80-mm typical

See [Figure 1](#) on page 5 for the mechanical reference drawing for CYBLE-222014-01.

Figure 1. Module Mechanical Drawing

Note

1. No metal should be located beneath or above the antenna area. Only bare PCB material should be located beneath the antenna area. For more information on recommended host PCB layout, see ["Recommended Host PCB Layout"](#) on page 7.


Pad Connection Interface

As shown in the bottom view of [Figure 1](#) on page 5, the CYBLE-222014-01 connects to the host board via solder pads on the back of the module. [Table 2](#) and [Figure 2](#) detail the solder pad length, width, and pitch dimensions of the CYBLE-222014-01 module.

Table 2. Solder Pad Connection Description

Name	Connections	Connection Type	Pad Length Dimension	Pad Width Dimension	Pad Pitch
SP	22	Solder Pads	0.71 mm	0.41 mm	0.76 mm


Figure 2. Solder Pad Dimensions (Seen from Bottom)



To maximize RF performance, the host layout should follow these recommendations:

1. The ideal placement of the Cypress BLE module is in a corner of the host board with the chip antenna located at the far corner. This placement minimizes the additional recommended keep out area stated in item 2. Refer to [AN96841](#) for module placement best practices.
2. To maximize RF performance, the area immediately around the Cypress BLE module chip antenna should contain an additional keep out area, where no grounding or signal traces are contained. The keep out area applies to all layers of the host board. The recommended dimensions of the host PCB keep out area are shown in [Figure 3](#) (dimensions are in mm).

Figure 3. Recommended Host PCB Keep Out Area Around the CYBLE-222014-01 Chip Antenna




Host PCB Keep Out Area Around Chip Antenna

Recommended Host PCB Layout


Figure 4, Figure 5, Figure 6, and Table 3 provide details that can be used for the recommended host PCB layout pattern for the CYBLE-222014-01. Dimensions are in millimeters unless otherwise noted. Pad length of 0.91 mm (0.455 mm from center of the pad on either side) shown in Figure 6 is the minimum recommended host pad length. The host PCB layout pattern can be completed using either Figure 4, Figure 5, or Figure 6. It is not necessary to use all figures to complete the host PCB layout pattern.

Figure 4. Host Layout Pattern for CYBLE-222014-01



Top View (Seen on Host PCB)

Figure 5. Module Pad Location from Origin




Top View (Seen on Host PCB)

Table 3 provides the center location for each solder pad on the CYBLE-222014-01. All dimensions are referenced to the center of the solder pad. Refer to Figure 6 for the location of each module solder pad.


Table 3. Module Solder Pad Location

Solder Pad (Center of Pad)	Location (X,Y) from Origin (mm)	Dimension from Origin (mils)
1	(0.26, 1.64)	(10.24, 64.57)
2	(0.26, 2.41)	(10.24, 94.88)
3	(0.26, 3.17)	(10.24, 124.80)
4	(0.26, 3.93)	(10.24, 154.72)
5	(0.26, 4.69)	(10.24, 184.65)
6	(0.26, 5.45)	(10.24, 214.57)
7	(0.81, 9.74)	(31.89, 383.46)
8	(1.57, 9.74)	(61.81, 383.46)
9	(2.34, 9.74)	(92.13, 383.46)
10	(3.10, 9.74)	(122.05, 383.46)
11	(3.86, 9.74)	(151.97, 383.46)
12	(4.62, 9.74)	(181.89, 383.46)
13	(5.38, 9.74)	(211.81, 383.46)
14	(6.15, 9.74)	(242.13, 383.46)
15	(6.91, 9.74)	(272.05, 383.46)
16	(7.67, 9.74)	(301.97, 383.46)
17	(8.43, 9.74)	(331.89, 383.46)
18	(9.19, 9.74)	(361.81, 383.46)
19	(9.75, 8.50)	(383.86, 334.65)
20	(9.75, 7.74)	(383.86, 304.72)
21	(9.75, 6.98)	(383.86, 274.80)
22	(9.75, 6.22)	(383.86, 244.88)

Figure 6. Solder Pad Reference Location



Top View (Seen on Host PCB)



Digital and Analog Capabilities and Connections

Table 4 details the solder pad connection definitions and available functions for each connection pad. **Table 4** lists the solder pads on CYBLE-222014-01, the BLE device port-pin, and denotes whether the function shown is available for each solder pad. Each connection is configurable for a single option shown with a ✓.

Table 4. Solder Pad Connection Definitions^[2]

SolderPad Number	Device Port Pin	UART	SPI	I ² C	TCPWM ^[3,4]	Cap-Sense	WCO OUT	ECO OUT	LCD	SWD	GPIO
1	GND ^[5]				Ground Connection						
2	P4.1 ^[6]	✓ (SCB1_CTS)	✓ (SCB1_MISO)		✓ (TCPWM0_N)	✓ (Sensor/ C _{TANK})			✓		✓
3	P5.1	✓ (SCB1_TX)	✓ (SCB1_SCLK)	✓ (SCB1_SCL)	✓ (TCPWM3_N)	✓		✓	✓		✓
4	P5.0	✓ (SCB1_RX)	✓ (SCB1_SS0)	✓ (SCB1_SDA)	✓ (TCPWM3_P)	✓		✓			✓
5	V _{DDR}				Radio Power Supply (1.9 V to 5.5 V)						
6	V _{REF} ^[7]				Voltage Reference Input (Optional)						
7	P1.6	✓ (SCB0_RTS)	✓ (SCB0_SS0)		✓ (TCPWM)	✓ (Sensor)			✓		✓
8	P0.7	✓ (SCB0_CTS)	✓ (SCB0_SCLK)		✓ (TCPWM)	✓			✓	✓ (SWDCLK)	✓
9	P0.4	✓ (SCB0_RX)	✓ (SCB0_MOSI)	✓ (SCB0_SDA)	✓ (TCPWM)	✓		✓	✓		✓
10	P0.5	✓ (SCB0_TX)	✓ (SCB0_MISO)	✓ (SCB0_SCL)	✓ (TCPWM)	✓		✓			✓
11	GND ^[5]				Ground Connection						
12	P0.6	✓ (SCB0_RTS)	✓ (SCB0_SS0)		✓ (TCPWM)	✓			✓	✓ (SWDIO)	✓
13	P1.7	✓ (SCB0_CTS)	✓ (SCB0_SCLK)		✓ (TCPWM)	✓ (Sensor)			✓		✓
14	V _{DD}				Digital Power Supply Input (1.71 V to 5.5 V)						
15	XRES				External Reset Hardware Connection Input						
16	P3.5	✓ (SCB1_TX)		✓ (SCB1_SCL)	✓ (TCPWM)	✓			✓		✓
17	P3.4	✓ (SCB1_RX)		✓ (SCB1_SDA)	✓ (TCPWM)	✓			✓		✓
18	P3.7	✓ (SCB1_CTS)			✓ (TCPWM)	✓	✓		✓		✓
19	P1.4	✓ (SCB0_RX)	✓ (SCB0_MOSI)	✓ (SCB0_SDA)	✓ (TCPWM)	✓			✓		✓
20	P1.5	✓ (SCB0_TX)	✓ (SCB0_MISO)	✓ (SCB0_SCL)	✓ (TCPWM)	✓			✓		✓
21	P3.6	✓ (SCB1_RTS)			✓ (TCPWM3_P)	✓			✓		✓
22	P4.0 ^[8]	✓ (SCB1_RTS)	✓ (SCB1_MOSI)		✓ (TCPWM0_P)	✓ (C _{MOD})			✓		✓

Notes

2. If the I²S feature is used in the design, the I²S pins shall be dynamically routed to the appropriate available GPIO by PSoC Creator.
3. TCPWM stands for timer, counter, and PWM. If supported, the pad can be configured to any of these peripheral functions.
4. TCPWM connections on ports 0, 1, 2, and 3 can be routed through the Digital Signal Interconnect (DSI) to any of the TCPWM blocks and can be either positive or negative polarity. TCPWM connections on ports 4 and 5 are direct and can only be used with the specified TCPWM block and polarity specified above.
5. The main board needs to connect both GND connections (Pad 1 and Pad 10) on the module to the common ground of the system.
6. When using the capacitive sensing functionality, Pad 2 (P4.1) can be connected to a C_{TANK} capacitor (located off of Cypress BLE Module). C_{Tank} should be used if implementing a shield layer on the capacitive sensor. If used, this capacitor should be placed as close to the module as possible.
7. Analog block functionality is augmented for the user with the external V_{REF} input. The internal bandgap may be bypassed with a 1-µF to 10-µF capacitor.
8. When using the capacitive sensing functionality, Pad 21 (P4.0) must be connected to a C_{MOD} capacitor (located off of Cypress BLE Module). The value of this capacitor is 2.2 nF and should be placed as close to the module as possible.

Power Supply Connections and Recommended External Components

Power Connections

The CYBLE-222014-01 contains two power supply connections, VDD and VDDR. The VDD connection supplies power for both digital and analog device operation. The VDDR connection supplies power for the device radio.

VDD accepts a supply range of 1.71 V to 5.5 V. VDDR accepts a supply range of 1.9 V to 5.5 V. These specifications can be found in [Table 9](#). The maximum power supply ripple for both power connections on the module is 100 mV, as shown in [Table 7](#).

The power supply ramp rate of VDD must be equal to or greater than that of VDDR.

Connection Options

Two connection options are available for any application:

1. Single supply: Connect VDD and VDDR to the same supply.
2. Independent supply: Power VDD and VDDR separately.

External Component Recommendation


In either connection scenario, it is recommended to place an external ferrite bead between the supply and the module connection. The ferrite bead should be positioned as close as possible to the module pin connection.

[Figure 7](#) details the recommended host schematic options for a single supply scenario. The use of one or two ferrite beads will depend on the specific application and configuration of the CYBLE-222014-01.


[Figure 8](#) details the recommended host schematic for an independent supply scenario.

The recommended ferrite bead value is $330\ \Omega$, 100 MHz. (Murata BLM21PG331SN1D).

Figure 7. Recommended Host Schematic Options for a Single Supply Option




Single Ferrite Bead Option (Seen from Bottom)



Two Ferrite Bead Option (Seen from Bottom)


Figure 8. Recommended Host Schematic for an Independent Supply Option



Independent Power Supply Option (Seen from Bottom)

The CYBLE-222014-01 schematic is shown in Figure 9.

Figure 9. CYBLE-222014-01 Schematic Diagram



Critical Components List

Table 5 details the critical components used in the CYBLE-222014-01 module.

Table 5. Critical Component List

Component	Reference Designator	Description
Silicon	U1	76-pin WLCSP PSoC 4 BLE
Crystal	Y1	24.000 MHz, 10PF
Crystal	Y2	32.768 kHz, 12.5PF
Antenna	E1	2.4 GHz–2.5 GHz chip antenna

Antenna Design

Table 6 details the chip antenna used in the CYBLE-222014-01 module. The specifications listed are according to the vendor's datasheet. The Cypress module performance improves many of these characteristics. For more information, see [Table 8](#).

Table 6. Chip Antenna Specifications

Item	Description
Chip Antenna Manufacturer	Johanson Technology Inc.
Chip Antenna Part Number	2450AT18B100
Frequency Range	2400–2500 MHz
Peak Gain	0.5-dBi typical
Average Gain	–0.5-dBi typical
Return Loss	9.5-dB minimum

Electrical Specification

Table 7 details the absolute maximum electrical characteristics for the Cypress BLE module.

Table 7. CYBLE-222014-01 Absolute Maximum Ratings

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
V_{DDD_ABS}	Analog, digital, or radio supply relative to V_{SS} ($V_{SSD} = V_{SSA}$)	-0.5	—	6	V	Absolute maximum
V_{CCD_ABS}	Direct digital core voltage input relative to V_{SSD}	-0.5	—	1.95	V	Absolute maximum
V_{DDD_RIPPLE}	Maximum power supply ripple for V_{DD} and V_{DDR} input voltage	—	—	100	mV	3.0-V supply Ripple frequency of 100 kHz to 750 kHz
V_{GPIO_ABS}	GPIO voltage	-0.5	—	$V_{DD} + 0.5$	V	Absolute maximum
I_{GPIO_ABS}	Maximum current per GPIO	-25	—	25	mA	Absolute maximum
$I_{GPIO_injection}$	GPIO injection current: Maximum for $V_{IH} > V_{DD}$ and minimum for $V_{IL} < V_{SS}$	-0.5	—	0.5	mA	Absolute maximum current injected per pin
LU	Pin current for latch up	-200	—	200	mA	—

Table 8 details the RF characteristics for the Cypress BLE module.

Table 8. CYBLE-222014-01 RF Performance Characteristics

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
RF_O	RF output power on ANT	-18	0	3	dBm	Configurable via register settings
RX_S	RF receive sensitivity on ANT	—	-87	—	dBm	Guaranteed by design simulation
F_R	Module frequency range	2400	—	2480	MHz	—
G_P	Peak gain	—	0.5	—	dBi	—
G_{Avg}	Average gain	—	-0.5	—	dBi	—
RL	Return loss	—	-10.5	—	dB	—

Table 9 through Table 48 list the module level electrical characteristics for the CYBLE-222014-01. All specifications are valid for $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ and $T_J \leq 100^{\circ}\text{C}$, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

Table 9. CYBLE-222014-01 DC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
V_{DD1}	Power supply input voltage	1.8	—	5.5	V	With regulator enabled
V_{DD2}	Power supply input voltage unregulated	1.71	1.8	1.89	V	Internally unregulated supply
V_{DDR1}	Radio supply voltage (radio on)	1.9	—	5.5	V	—
V_{DDR2}	Radio supply voltage (radio off)	1.71	—	5.5	V	—
Active Mode, $V_{DD} = 1.71$ V to 5.5 V						
I_{DD3}	Execute from flash; CPU at 3 MHz	—	1.7	—	mA	$T = 25^{\circ}\text{C}$, $V_{DD} = 3.3$ V
I_{DD4}	Execute from flash; CPU at 3 MHz	—	—	—	mA	$T = -40^{\circ}\text{C}$ to 85°C
I_{DD5}	Execute from flash; CPU at 6 MHz	—	2.5	—	mA	$T = 25^{\circ}\text{C}$, $V_{DD} = 3.3$ V
I_{DD6}	Execute from flash; CPU at 6 MHz	—	—	—	mA	$T = -40^{\circ}\text{C}$ to 85°C
I_{DD7}	Execute from flash; CPU at 12 MHz	—	4	—	mA	$T = 25^{\circ}\text{C}$, $V_{DD} = 3.3$ V

Table 9. CYBLE-222014-01 DC Specifications (continued)

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
I _{DD8}	Execute from flash; CPU at 12 MHz	—	—	—	mA	T = -40 °C to 85 °C
I _{DD9}	Execute from flash; CPU at 24 MHz	—	7.1	—	mA	T = 25 °C, V _{DD} = 3.3 V
I _{DD10}	Execute from flash; CPU at 24 MHz	—	—	—	mA	T = -40 °C to 85 °C
I _{DD11}	Execute from flash; CPU at 48 MHz	—	13.4	—	mA	T = 25 °C, V _{DD} = 3.3 V
I _{DD12}	Execute from flash; CPU at 48 MHz	—	—	—	mA	T = -40 °C to 85 °C
Sleep Mode, V_{DD} = 1.8 V to 5.5 V						
I _{DD13}	IMO on	—	—	—	mA	T = 25 °C, V _{DD} = 3.3 V, SYSCLK = 3 MHz
Sleep Mode, V_{DD} and V_{DDR} = 1.9 V to 5.5 V						
I _{DD14}	ECO on	—	—	—	mA	T = 25 °C, V _{DD} = 3.3 V, SYSCLK = 3 MHz
Deep-Sleep Mode, V_{DD} = 1.8 V to 3.6 V						
I _{DD15}	WDT with WCO on	—	1.5	—	μA	T = 25 °C, V _{DD} = 3.3 V
I _{DD16}	WDT with WCO on	—	—	—	μA	T = -40 °C to 85 °C
I _{DD17}	WDT with WCO on	—	—	—	μA	T = 25 °C, V _{DD} = 5 V
I _{DD18}	WDT with WCO on	—	—	—	μA	T = -40 °C to 85 °C
Deep-Sleep Mode, V_{DD} = 1.71 V to 1.89 V (Regulator Bypassed)						
I _{DD19}	WDT with WCO on	—	—	—	μA	T = 25 °C
I _{DD20}	WDT with WCO on	—	—	—	μA	T = -40 °C to 85 °C
Hibernate Mode, V_{DD} = 1.8 V to 3.6 V						
I _{DD27}	GPIO and reset active	—	150	—	nA	T = 25 °C, V _{DD} = 3.3 V
I _{DD28}	GPIO and reset active	—	—	—	nA	T = -40 °C to 85 °C
Hibernate Mode, V_{DD} = 3.6 V to 5.5 V						
I _{DD29}	GPIO and reset active	—	—	—	nA	T = 25 °C, V _{DD} = 5 V
I _{DD30}	GPIO and reset active	—	—	—	nA	T = -40 °C to 85 °C
Stop Mode, V_{DD} = 1.8 V to 3.6 V						
I _{DD33}	Stop-mode current (V _{DD})	—	20	—	nA	T = 25 °C, V _{DD} = 3.3 V
I _{DD34}	Stop-mode current (V _{DDR})	—	40	—	nA	T = 25 °C, V _{DDR} = 3.3 V
I _{DD35}	Stop-mode current (V _{DD})	—	—	—	nA	T = -40 °C to 85 °C
I _{DD36}	Stop-mode current (V _{DDR})	—	—	—	nA	T = -40 °C to 85 °C, V _{DDR} = 1.9 V to 3.6 V
Stop Mode, V_{DD} = 3.6 V to 5.5 V						
I _{DD37}	Stop-mode current (V _{DD})	—	—	—	nA	T = 25 °C, V _{DD} = 5 V
I _{DD38}	Stop-mode current (V _{DDR})	—	—	—	nA	T = 25 °C, V _{DDR} = 5 V
I _{DD39}	Stop-mode current (V _{DD})	—	—	—	nA	T = -40 °C to 85 °C
I _{DD40}	Stop-mode current (V _{DDR})	—	—	—	nA	T = -40 °C to 85 °C

Table 10. AC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
F_{CPU}	CPU frequency	3	—	48	MHz	$1.71 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$
T_{SLEEP}	Wakeup from Sleep mode	—	0	—	μs	Guaranteed by characterization
$T_{DEEPSLEEP}$	Wakeup from Deep-Sleep mode	—	—	25	μs	24-MHz IMO. Guaranteed by characterization
$T_{HIBERNATE}$	Wakeup from Hibernate mode	—	—	2	ms	Guaranteed by characterization
T_{STOP}	Wakeup from Stop mode	—	—	2.2	ms	XRES wakeup

GPIO
Table 11. GPIO DC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
$V_{IH}^{[9]}$	Input voltage HIGH threshold	$0.7 \times V_{DD}$	—	—	V	CMOS input
	LVTTL input, $V_{DD} < 2.7 \text{ V}$	$0.7 \times V_{DD}$	—	—	V	—
	LVTTL input, $V_{DD} \geq 2.7 \text{ V}$	2.0	—	—	V	—
V_{IL}	Input voltage LOW threshold	—	—	$0.3 \times V_{DD}$	V	CMOS input
	LVTTL input, $V_{DD} < 2.7 \text{ V}$	—	—	$0.3 \times V_{DD}$	V	—
	LVTTL input, $V_{DD} \geq 2.7 \text{ V}$	—	—	0.8	V	—
V_{OH}	Output voltage HIGH level	$V_{DD} - 0.6$	—	—	V	$I_{OH} = 4 \text{ mA}$ at 3.3-V V_{DD}
	Output voltage HIGH level	$V_{DD} - 0.5$	—	—	V	$I_{OH} = 1 \text{ mA}$ at 1.8-V V_{DD}
V_{OL}	Output voltage LOW level	—	—	0.6	V	$I_{OL} = 8 \text{ mA}$ at 3.3-V V_{DD}
	Output voltage LOW level	—	—	0.6	V	$I_{OL} = 4 \text{ mA}$ at 1.8-V V_{DD}
	Output voltage LOW level	—	—	0.4	V	$I_{OL} = 3 \text{ mA}$ at 3.3-V V_{DD}
R_{PULLUP}	Pull-up resistor	3.5	5.6	8.5	kΩ	—
$R_{PULLDOWN}$	Pull-down resistor	3.5	5.6	8.5	kΩ	—
I_{IL}	Input leakage current (absolute value)	—	—	2	nA	25°C , $V_{DD} = 3.3 \text{ V}$
I_{IL_CTBM}	Input leakage on CTBm input pins	—	—	4	nA	—
C_{IN}	Input capacitance	—	—	7	pF	—
V_{HYSTTL}	Input hysteresis LVTTL	25	40	—	mV	$V_{DD} > 2.7 \text{ V}$
$V_{HYSCMOS}$	Input hysteresis CMOS	$0.05 \times V_{DD}$	—	—	1	—
I_{DIODE}	Current through protection diode to V_{DD}/V_{SS}	—	—	100	μA	—
I_{TOT_GPIO}	Maximum total source or sink chip current	—	—	200	mA	—

Note

9. V_{IH} must not exceed $V_{DD} + 0.2 \text{ V}$.

Table 12. GPIO AC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
T_{RISEF}	Rise time in Fast-Strong mode	2	—	12	ns	3.3-V V_{DD} , $C_{LOAD} = 25 \text{ pF}$
T_{FALLF}	Fall time in Fast-Strong mode	2	—	12	ns	3.3-V V_{DD} , $C_{LOAD} = 25 \text{ pF}$
T_{RISES}	Rise time in Slow-Strong mode	10	—	60	ns	3.3-V V_{DD} , $C_{LOAD} = 25 \text{ pF}$
T_{FALLS}	Fall time in Slow-Strong mode	10	—	60	ns	3.3-V V_{DD} , $C_{LOAD} = 25 \text{ pF}$
$F_{GPIOOUT1}$	GPIO F_{OUT} ; $3.3 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ Fast-Strong mode	—	—	33	MHz	90/10%, 25-pF load, 60/40 duty cycle
$F_{GPIOOUT2}$	GPIO F_{OUT} ; $1.7 \text{ V} \leq V_{DD} \leq 3.3 \text{ V}$ Fast-Strong mode	—	—	16.7	MHz	90/10%, 25-pF load, 60/40 duty cycle
$F_{GPIOOUT3}$	GPIO F_{OUT} ; $3.3 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ Slow-Strong mode	—	—	7	MHz	90/10%, 25-pF load, 60/40 duty cycle
$F_{GPIOOUT4}$	GPIO F_{OUT} ; $1.7 \text{ V} \leq V_{DD} \leq 3.3 \text{ V}$ Slow-Strong mode	—	—	3.5	MHz	90/10%, 25-pF load, 60/40 duty cycle
F_{GPIOIN}	GPIO input operating frequency $1.71 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	—	—	48	MHz	90/10% V_{IO}

Table 13. OVT GPIO DC Specifications (P5_0 and P5_1 Only)

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
I_{IL}	Input leakage (absolute value). $V_{IH} > V_{DD}$	—	—	10	μA	25°C , $V_{DD} = 0 \text{ V}$, $V_{IH} = 3.0 \text{ V}$
V_{OL}	Output voltage LOW level	—	—	0.4	V	$I_{OL} = 20 \text{ mA}$, $V_{DD} > 2.9 \text{ V}$

Table 14. OVT GPIO AC Specifications (P5_0 and P5_1 Only)

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
T_{RISE_OVFS}	Output rise time in Fast-Strong mode	1.5	—	12	ns	25-pF load, 10%-90%, $V_{DD}=3.3 \text{ V}$
T_{FALL_OVFS}	Output fall time in Fast-Strong mode	1.5	—	12	ns	25-pF load, 10%-90%, $V_{DD}=3.3 \text{ V}$
T_{RISESS}	Output rise time in Slow-Strong mode	10	—	60	ns	25-pF load, 10%-90%, $V_{DD} = 3.3 \text{ V}$
T_{FALLSS}	Output fall time in Slow-Strong mode	10	—	60	ns	25-pF load, 10%-90%, $V_{DD} = 3.3 \text{ V}$
$F_{GPIOOUT1}$	GPIO F_{OUT} ; $3.3 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ Fast-Strong mode	—	—	24	MHz	90/10%, 25-pF load, 60/40 duty cycle
$F_{GPIOOUT2}$	GPIO F_{OUT} ; $1.71 \text{ V} \leq V_{DD} \leq 3.3 \text{ V}$ Fast-Strong mode	—	—	16	MHz	90/10%, 25-pF load, 60/40 duty cycle

XRES
Table 15. XRES DC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
V_{IH}	Input voltage HIGH threshold	$0.7 \times V_{DDD}$	—	—	V	CMOS input
V_{IL}	Input voltage LOW threshold	—	—	$0.3 \times V_{DDD}$	V	CMOS input
R_{PULLUP}	Pull-up resistor	3.5	5.6	8.5	kΩ	—
C_{IN}	Input capacitance	—	3	—	pF	—
$V_{HYSXRES}$	Input voltage hysteresis	—	100	—	mV	—
I_{DIODE}	Current through protection diode to V_{DD}/V_{SS}	—	—	100	μA	—

Table 16. XRES AC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
$T_{RESETWIDTH}$	Reset pulse width	1	—	—	μs	—

Temperature Sensor
Table 17. Temperature Sensor Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
$T_{SENSACC}$	Temperature-sensor accuracy	-5	±1	5	°C	-40 to +85 °C

SAR ADC
Table 18. SAR ADC DC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
A_RES	Resolution	—	—	12	bits	
A_CHNIS_S	Number of channels - single-ended	—	—	6		6 full-speed ^[10]
A-CHNKS_D	Number of channels - differential	—	—	3		Diff inputs use neighboring I/Os ^[10]
A-MONO	Monotonicity	—	—	—		Yes
A_GAINERR	Gain error	—	—	±0.1	%	With external reference
A_OFFSET	Input offset voltage	—	—	2	mV	Measured with 1-V V_{REF}
A_ISAR	Current consumption	—	—	1	mA	
A_VINS	Input voltage range - single-ended	V_{SS}	—	V_{DD}	V	
A_VIND	Input voltage range - differential	V_{SS}	—	V_{DD}	V	
A_INRES	Input resistance	—	—	2.2	kΩ	
A_INCAP	Input capacitance	—	—	10	pF	
VREFSAR	Trimmed internal reference to SAR	-1	—	1	%	Percentage of V_{bg} (1.024 V)

Note

10. A maximum of six single-ended ADC Channels can be accomplished only if the AMUX Buses are not being used for other functionality (such as CapSense). If the AMUX Buses are being used for other functionality, then the maximum number of single-ended ADC channels is four. Similarly, if the AMUX Buses are being used for other functionality, then the maximum number of differential ADC channels is two.

Table 19. SAR ADC AC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
A_PSRR	Power-supply rejection ratio	70	—	—	dB	Measured at 1-V reference
A_CMRR	Common-mode rejection ratio	66	—	—	dB	
A_SAMP	Sample rate	—	—	1	Msps	806 Ksps for More Part Numbers devices
Fsarintref	SAR operating speed without external ref. bypass	—	—	100	Ksps	12-bit resolution
A_SNR	Signal-to-noise ratio (SNR)	65	—	—	dB	$F_{IN} = 10$ kHz
A_BW	Input bandwidth without aliasing	—	—	$A_{SAMP}/2$	kHz	
A_INL	Integral nonlinearity. $V_{DD} = 1.71$ V to 5.5 V, 1 Msps	−1.7	—	2	LSB	$V_{REF} = 1$ V to V_{DD}
A_INL	Integral nonlinearity. $V_{DD} = 1.71$ V to 3.6 V, 1 Msps	−1.5	—	1.7	LSB	$V_{REF} = 1.71$ V to V_{DD}
A_INL	Integral nonlinearity. $V_{DD} = 1.71$ V to 5.5 V, 500 Ksps	−1.5	—	1.7	LSB	$V_{REF} = 1$ V to V_{DD}
A_dnl	Differential nonlinearity. $V_{DD} = 1.71$ V to 5.5 V, 1 Msps	−1	—	2.2	LSB	$V_{REF} = 1$ V to V_{DD}
A_DNL	Differential nonlinearity. $V_{DD} = 1.71$ V to 3.6 V, 1 Msps	−1	—	2	LSB	$V_{REF} = 1.71$ V to V_{DD}
A_DNL	Differential nonlinearity. $V_{DD} = 1.71$ V to 5.5 V, 500 Ksps	−1	—	2.2	LSB	$V_{REF} = 1$ V to V_{DD}
A THD	Total harmonic distortion	—	—	−65	dB	$F_{IN} = 10$ kHz

CSD

CSD Block Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
V_{CSD}	Voltage range of operation	1.71	—	5.5	V	
IDAC1	DNL for 8-bit resolution	−1	—	1	LSB	
IDAC1	INL for 8-bit resolution	−3	—	3	LSB	
IDAC2	DNL for 7-bit resolution	−1	—	1	LSB	
IDAC2	INL for 7-bit resolution	−3	—	3	LSB	
SNR	Ratio of counts of finger to noise	5	—	—	Ratio	Capacitance range of 9 pF to 35 pF, 0.1-pF sensitivity. Radio is not operating during the scan
I_{DAC1_CRT1}	Output current of IDAC1 (8 bits) in High range	—	612	—	μ A	
I_{DAC1_CRT2}	Output current of IDAC1 (8 bits) in Low range	—	306	—	μ A	
I_{DAC2_CRT1}	Output current of IDAC2 (7 bits) in High range	—	305	—	μ A	
I_{DAC2_CRT2}	Output current of IDAC2 (7 bits) in Low range	—	153	—	μ A	

Digital Peripherals

Timer

Table 20. Timer DC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
I_{TIM1}	Block current consumption at 3 MHz	—	—	43	µA	16-bit timer
I_{TIM2}	Block current consumption at 12 MHz	—	—	152	µA	16-bit timer
I_{TIM3}	Block current consumption at 48 MHz	—	—	620	µA	16-bit timer

Table 21. Timer AC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
$T_{TIMFREQ}$	Operating frequency	F_{CLK}	—	48	MHz	
$T_{CAPWINT}$	Capture pulse width (internal)	$2 \times T_{CLK}$	—	—	ns	
$T_{CAPWEXT}$	Capture pulse width (external)	$2 \times T_{CLK}$	—	—	ns	
T_{TIMRES}	Timer resolution	T_{CLK}	—	—	ns	
$T_{TENWIDINT}$	Enable pulse width (internal)	$2 \times T_{CLK}$	—	—	ns	
$T_{TENWIDEXT}$	Enable pulse width (external)	$2 \times T_{CLK}$	—	—	ns	
$T_{TIMRESWINT}$	Reset pulse width (internal)	$2 \times T_{CLK}$	—	—	ns	
$T_{TIMRESEXT}$	Reset pulse width (external)	$2 \times T_{CLK}$	—	—	ns	

Counter

Table 22. Counter DC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
I_{CTR1}	Block current consumption at 3 MHz	—	—	43	µA	16-bit counter
I_{CTR2}	Block current consumption at 12 MHz	—	—	152	µA	16-bit counter
I_{CTR3}	Block current consumption at 48 MHz	—	—	620	µA	16-bit counter

Table 23. Counter AC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
$T_{CTRFREQ}$	Operating frequency	F_{CLK}	—	48	MHz	
$T_{CTRPWINT}$	Capture pulse width (internal)	$2 \times T_{CLK}$	—	—	ns	
$T_{CTRPWEXT}$	Capture pulse width (external)	$2 \times T_{CLK}$	—	—	ns	
T_{CTRES}	Counter Resolution	T_{CLK}	—	—	ns	
$T_{CENWIDINT}$	Enable pulse width (internal)	$2 \times T_{CLK}$	—	—	ns	
$T_{CENWIDEXT}$	Enable pulse width (external)	$2 \times T_{CLK}$	—	—	ns	
$T_{CTRRESWINT}$	Reset pulse width (internal)	$2 \times T_{CLK}$	—	—	ns	
$T_{CTRRESWEXT}$	Reset pulse width (external)	$2 \times T_{CLK}$	—	—	ns	

Pulse Width Modulation (PWM)
Table 24. PWM DC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
I_{PWM1}	Block current consumption at 3 MHz	–	–	43	μA	16-bit PWM
I_{PWM2}	Block current consumption at 12 MHz	–	–	152	μA	16-bit PWM
I_{PWM3}	Block current consumption at 48 MHz	–	–	620	μA	16-bit PWM

Table 25. PWM AC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
$T_{PWMFREQ}$	Operating frequency	F_{CLK}	–	48	MHz	
$T_{PWMPWINT}$	Pulse width (internal)	$2 \times T_{CLK}$	–	–	ns	
T_{PBMEXT}	Pulse width (external)	$2 \times T_{CLK}$	–	–	ns	
$T_{PWMKILLINT}$	Kill pulse width (internal)	$2 \times T_{CLK}$	–	–	ns	
$T_{PWMKILLEXT}$	Kill pulse width (external)	$2 \times T_{CLK}$	–	–	ns	
$T_{PWMEINT}$	Enable pulse width (internal)	$2 \times T_{CLK}$	–	–	ns	
$T_{PBMNEXT}$	Enable pulse width (external)	$2 \times T_{CLK}$	–	–	ns	
$T_{PWMRESINT}$	Reset pulse width (internal)	$2 \times T_{CLK}$	–	–	ns	
$T_{PWMRESWEXT}$	Reset pulse width (external)	$2 \times T_{CLK}$	–	–	ns	

LCD Direct Drive
Table 26. LCD Direct Drive DC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
I_{LCDLOW}	Operating current in low-power mode	–	17.5	–	μA	16 × 4 small segment display at 50 Hz
C_{LCDCAP}	LCD capacitance per segment/common driver	–	500	5000	pF	
LCD_{OFFSET}	Long-term segment offset	–	20	–	mV	
I_{LCDOP1}	LCD system operating current $V_{BIAS} = 5 \text{ V}$	–	2	–	mA	$32 \times 4 \text{ segments. } 50 \text{ Hz at } 25^\circ\text{C}$
I_{LCDOP2}	LCD system operating current $V_{BIAS} = 3.3 \text{ V}$	–	2	–	mA	$32 \times 4 \text{ segments } 50 \text{ Hz at } 25^\circ\text{C}$

Table 27. LCD Direct Drive AC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
F_{LCD}	LCD frame rate	10	50	150	Hz	

Serial Communication
Table 28. Fixed I²C DC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
I _{I²C1}	Block current consumption at 100 kHz	–	–	50	µA	–
I _{I²C2}	Block current consumption at 400 kHz	–	–	155	µA	–
I _{I²C3}	Block current consumption at 1 Mbps	–	–	390	µA	–
I _{I²C4}	I ² C enabled in Deep-Sleep mode	–	–	1.4	µA	–

Table 29. Fixed I²C AC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
F _{I²C1}	Bit rate	–	–	1	Mbps	–

Table 30. Fixed UART DC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
I _{UART1}	Block current consumption at 100 kbps	–	–	55	µA	–
I _{UART2}	Block current consumption at 1000 kbps	–	–	360	µA	–

Table 31. Fixed UART AC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
F _{UART}	Bit rate	–	–	1	Mbps	–

Table 32. Fixed SPI DC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
I _{SPI1}	Block current consumption at 1 Mbps	–	–	360	µA	–
I _{SPI2}	Block current consumption at 4 Mbps	–	–	560	µA	–
I _{SPI3}	Block current consumption at 8 Mbps	–	–	600	µA	–

Table 33. Fixed SPI AC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
F _{SPI}	SPI operating frequency (master; 6x over sampling)	–	–	8	MHz	–

Table 34. Fixed SPI Master Mode AC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
T _{DMO}	MOSI valid after SCLK driving edge	–	–	18	ns	–
T _{DSI}	MISO valid before SCLK capturing edge Full clock, late MISO sampling used	20	–	–	ns	Full clock, late MISO sampling
T _{HMO}	Previous MOSI data hold time	0	–	–	ns	Referred to Slave capturing edge

Table 35. Fixed SPI Slave Mode AC Specifications

Parameter	Description	Min	Typ	Max	Units
T _{DMI}	MOSI valid before SCLK capturing edge	40	–	–	ns
T _{DSO}	MISO valid after SCLK driving edge	–	–	42 + 3 × T _{CPU}	ns
T _{DSO_ext}	MISO Valid after SCLK driving edge in external clock mode. V _{DD} < 3.0 V	–	–	53	ns
T _{HSO}	Previous MISO data hold time	0	–	–	ns
T _{SSEL_SCK}	SSEL valid to first SCK valid edge	100	–	–	ns

Memory

Table 36. Flash DC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
V_{PE}	Erase and program voltage	1.71	—	5.5	V	—
T_{WS48}	Number of Wait states at 32–48 MHz	2	—	—		CPU execution from flash
T_{WS32}	Number of Wait states at 16–32 MHz	1	—	—		CPU execution from flash
T_{WS16}	Number of Wait states for 0–16 MHz	0	—	—		CPU execution from flash

Table 37. Flash AC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
$T_{ROWWRITE}^{[11]}$	Row (block) write time (erase and program)	—	—	20	ms	Row (block) = 128 bytes
$T_{ROWERASE}^{[11]}$	Row erase time	—	—	13	ms	—
$T_{ROWPROGRAM}^{[11]}$	Row program time after erase	—	—	7	ms	—
$T_{BULKERASE}^{[11]}$	Bulk erase time (128 KB)	—	—	35	ms	—
$T_{DEVPROG}^{[11]}$	Total device program time	—	—	25	seconds	—
F_{END}	Flash endurance	100 K	—	—	cycles	—
F_{RET}	Flash retention. $T_A \leq 55^\circ\text{C}$, 100 K P/E cycles	20	—	—	years	—
F_{RET2}	Flash retention. $T_A \leq 85^\circ\text{C}$, 10 K P/E cycles	10	—	—	years	—

System Resources

Power-on-Reset (POR)

Table 38. POR DC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
$V_{RISEIPOR}$	Rising trip voltage	0.80	—	1.45	V	—
$V_{FALLIPOR}$	Falling trip voltage	0.75	—	1.40	V	—
$V_{IPORHYST}$	Hysteresis	15	—	200	mV	—

Table 39. POR AC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
T_{PPOR_TR}	Precision power-on reset (PPOR) response time in Active and Sleep modes	—	—	1	μs	—

Table 40. Brown-Out Detect

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
$V_{FALLPPOR}$	BOD trip voltage in Active and Sleep modes	1.64	—	—	V	—
$V_{FALLDPSLP}$	BOD trip voltage in Deep Sleep	1.4	—	—	V	—

Table 41. Hibernate Reset

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
$V_{HBRTRIP}$	BOD trip voltage in Hibernate	1.1	—	—	V	—

Note

11. It can take as much as 20 ms to write to flash. During this time, the device should not be reset, or flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.

Voltage Monitors (LVD)
Table 42. Voltage Monitor DC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
V _{LVI1}	LVI_A/D_SEL[3:0] = 0000b	1.71	1.75	1.79	V	—
V _{LVI2}	LVI_A/D_SEL[3:0] = 0001b	1.76	1.80	1.85	V	—
V _{LVI3}	LVI_A/D_SEL[3:0] = 0010b	1.85	1.90	1.95	V	—
V _{LVI4}	LVI_A/D_SEL[3:0] = 0011b	1.95	2.00	2.05	V	—
V _{LVI5}	LVI_A/D_SEL[3:0] = 0100b	2.05	2.10	2.15	V	—
V _{LVI6}	LVI_A/D_SEL[3:0] = 0101b	2.15	2.20	2.26	V	—
V _{LVI7}	LVI_A/D_SEL[3:0] = 0110b	2.24	2.30	2.36	V	—
V _{LVI8}	LVI_A/D_SEL[3:0] = 0111b	2.34	2.40	2.46	V	—
V _{LVI9}	LVI_A/D_SEL[3:0] = 1000b	2.44	2.50	2.56	V	—
V _{LVI10}	LVI_A/D_SEL[3:0] = 1001b	2.54	2.60	2.67	V	—
V _{LVI11}	LVI_A/D_SEL[3:0] = 1010b	2.63	2.70	2.77	V	—
V _{LVI12}	LVI_A/D_SEL[3:0] = 1011b	2.73	2.80	2.87	V	—
V _{LVI13}	LVI_A/D_SEL[3:0] = 1100b	2.83	2.90	2.97	V	—
V _{LVI14}	LVI_A/D_SEL[3:0] = 1101b	2.93	3.00	3.08	V	—
V _{LVI15}	LVI_A/D_SEL[3:0] = 1110b	3.12	3.20	3.28	V	—
V _{LVI16}	LVI_A/D_SEL[3:0] = 1111b	4.39	4.50	4.61	V	—
LVI_IDD	Block current	—	—	100	µA	—

Table 43. Voltage Monitor AC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
T _{MONTRIP}	Voltage monitor trip time	—	—	1	µs	—

SWD Interface
Table 44. SWD Interface Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
F _{SWDCLK1}	3.3 V ≤ V _{DD} ≤ 5.5 V	—	—	14	MHz	SWDCLK ≤ 1/3 CPU clock frequency
F _{SWDCLK2}	1.71 V ≤ V _{DD} ≤ 3.3 V	—	—	7	MHz	SWDCLK ≤ 1/3 CPU clock frequency
T _{SWDI_SETUP}	T = 1/f SWDCLK	0.25 × T	—	—	ns	—
T _{SWDI_HOLD}	T = 1/f SWDCLK	0.25 × T	—	—	ns	—
T _{SWDO_VALID}	T = 1/f SWDCLK	—	—	0.5 × T	ns	—
T _{SWDO_HOLD}	T = 1/f SWDCLK	1	—	—	ns	—

Internal Main Oscillator

Table 45. IMO DC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
I_{IMO1}	IMO operating current at 48 MHz	—	—	1000	µA	—
I_{IMO2}	IMO operating current at 24 MHz	—	—	325	µA	—
I_{IMO3}	IMO operating current at 12 MHz	—	—	225	µA	—
I_{IMO4}	IMO operating current at 6 MHz	—	—	180	µA	—
I_{IMO5}	IMO operating current at 3 MHz	—	—	150	µA	—

Table 46. IMO AC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
$F_{IMOTOL3}$	Frequency variation from 3 to 48 MHz	—	—	± 2	%	With API-called calibration
$F_{IMOTOL3}$	IMO startup time	—	12	—	µs	—

Internal Low-Speed Oscillator

Table 47. ILO DC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
I_{ILO2}	ILO operating current at 32 kHz	—	0.3	1.05	µA	—

Table 48. ILO AC Specifications

Parameter	Description	Min	Typ	Max	Units	Details/Conditions
$T_{STARTILO1}$	ILO startup time	—	—	2	ms	—
$F_{ILOTRIM1}$	32-kHz trimmed frequency	15	32	50	kHz	—

Table 49. ECO Trim Value Specification

Parameter	Description	Value	Details/Conditions
ECO_{TRIM}	24-MHz trim value (firmware configuration)	0x0000A0A0	Optimum trim value that needs to be loaded to register CY_SYS_XTAL_BLERD_BB_XO_CAPTRIM_REG

BLE Subsystem

Table 50. BLE Subsystem

Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
RF Receiver Specification						
RXS, IDLE	RX sensitivity with idle transmitter	—	-89	—	dBm	
	RX sensitivity with idle transmitter excluding Balun loss	—	-91	—	dBm	Guaranteed by design simulation
RXS, DIRTY	RX sensitivity with dirty transmitter	—	-87	-70	dBm	RF-PHY Specification (RCV-LE/CA/01/C)
RXS, HIGHGAIN	RX sensitivity in high-gain mode with idle transmitter	—	-91	—	dBm	
PRXMAX	Maximum input power	-10	-1	—	dBm	RF-PHY Specification (RCV-LE/CA/06/C)
CI1	Cochannel interference, Wanted signal at -67 dBm and Interferer at FRX	—	9	21	dB	RF-PHY Specification (RCV-LE/CA/03/C)

Table 50. BLE Subsystem (continued)

Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
CI2	Adjacent channel interference Wanted signal at -67 dBm and Interferer at $\text{FRX} \pm 1$ MHz	–	3	15	dB	RF-PHY Specification (RCV-LE/CA/03/C)
CI3	Adjacent channel interference Wanted signal at -67 dBm and Interferer at $\text{FRX} \pm 2$ MHz	–	-29	–	dB	RF-PHY Specification (RCV-LE/CA/03/C)
CI4	Adjacent channel interference Wanted signal at -67 dBm and Interferer at $\geq \text{FRX} \pm 3$ MHz	–	-39	–	dB	RF-PHY Specification (RCV-LE/CA/03/C)
CI5	Adjacent channel interference Wanted Signal at -67 dBm and Interferer at Image frequency (F_{IMAGE})	–	-20	–	dB	RF-PHY Specification (RCV-LE/CA/03/C)
CI3	Adjacent channel interference Wanted signal at -67 dBm and Interferer at Image frequency ($F_{\text{IMAGE}} \pm 1$ MHz)	–	-30	–	dB	RF-PHY Specification (RCV-LE/CA/03/C)
OBB1	Out-of-band blocking, Wanted signal at -67 dBm and Interferer at $F = 30\text{--}2000$ MHz	-30	-27	–	dBm	RF-PHY Specification (RCV-LE/CA/04/C)
OBB2	Out-of-band blocking, Wanted signal at -67 dBm and Interferer at $F = 2003\text{--}2399$ MHz	-35	-27	–	dBm	RF-PHY Specification (RCV-LE/CA/04/C)
OBB3	Out-of-band blocking, Wanted signal at -67 dBm and Interferer at $F = 2484\text{--}2997$ MHz	-35	-27	–	dBm	RF-PHY Specification (RCV-LE/CA/04/C)
OBB4	Out-of-band blocking, Wanted signal a -67 dBm and Interferer at $F = 3000\text{--}12750$ MHz	-30	-27	–	dBm	RF-PHY Specification (RCV-LE/CA/04/C)
IMD	Intermodulation performance Wanted signal at -64 dBm and 1-Mbps BLE, third, fourth, and fifth offset channel	-50	–	–	dBm	RF-PHY Specification (RCV-LE/CA/05/C)
RXSE1	Receiver spurious emission 30 MHz to 1.0 GHz	–	–	-57	dBm	100-kHz measurement bandwidth ETSI EN300 328 V1.8.1
RXSE2	Receiver spurious emission 1.0 GHz to 12.75 GHz	–	–	-47	dBm	1-MHz measurement bandwidth ETSI EN300 328 V1.8.1
RF Transmitter Specifications						
TXP, ACC	RF power accuracy	–	± 4	–	dB	
TXP, RANGE	RF power control range	–	20	–	dB	
TXP, 0dBm	Output power, 0-dB Gain setting (PA7)	–	0	–	dBm	
TXP, MAX	Output power, maximum power setting (PA10)	–	3	–	dBm	
TXP, MIN	Output power, minimum power setting (PA1)	–	-18	–	dBm	
F2AVG	Average frequency deviation for 10101010 pattern	185	–	–	kHz	RF-PHY Specification (TRM-LE/CA/05/C)

Table 50. BLE Subsystem (continued)

Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
F1AVG	Average frequency deviation for 11110000 pattern	225	250	275	kHz	RF-PHY Specification (TRM-LE/CA/05/C)
EO	Eye opening = $\Delta F2AVG / \Delta F1AVG$	0.8	—	—		RF-PHY Specification (TRM-LE/CA/05/C)
FTX, ACC	Frequency accuracy	−150	—	150	kHz	RF-PHY Specification (TRM-LE/CA/06/C)
FTX, MAXDR	Maximum frequency drift	−50	—	50	kHz	RF-PHY Specification (TRM-LE/CA/06/C)
FTX, INITDR	Initial frequency drift	−20	—	20	kHz	RF-PHY Specification (TRM-LE/CA/06/C)
FTX, DR	Maximum drift rate	−20	—	20	kHz/ 50 μ s	RF-PHY Specification (TRM-LE/CA/06/C)
IBSE1	In-band spurious emission at 2-MHz offset	—	—	−20	dBm	RF-PHY Specification (TRM-LE/CA/03/C)
IBSE2	In-band spurious emission at \geq 3-MHz offset	—	—	−30	dBm	RF-PHY Specification (TRM-LE/CA/03/C)
TXSE1	Transmitter spurious emissions (average), <1.0 GHz	—	—	−55.5	dBm	FCC-15.247
TXSE2	Transmitter spurious emissions (average), >1.0 GHz	—	—	−41.5	dBm	FCC-15.247
RF Current Specifications						
IRX	Receive current in normal mode	—	18.7	—	mA	
IRX_RF	Radio receive current in normal mode	—	16.4	—	mA	Measured at V_{DDR}
IRX, HIGHGAIN	Receive current in high-gain mode	—	21.5	—	mA	
ITX, 3dBm	TX current at 3-dBm setting (PA10)	—	20	—	mA	
ITX, 0dBm	TX current at 0-dBm setting (PA7)	—	16.5	—	mA	
ITX_RF, 0dBm	Radio TX current at 0 dBm setting (PA7)	—	15.6	—	mA	Measured at V_{DDR}
ITX_RF, 0dBm	Radio TX current at 0 dBm excluding Balun loss	—	14.2	—	mA	Guaranteed by design simulation
ITX,-3dBm	TX current at −3-dBm setting (PA4)	—	15.5	—	mA	
ITX,-6dBm	TX current at −6-dBm setting (PA3)	—	14.5	—	mA	
ITX,-12dBm	TX current at −12-dBm setting (PA2)	—	13.2	—	mA	
ITX,-18dBm	TX current at −18-dBm setting (PA1)	—	12.5	—	mA	
lavg_1sec, 0dBm	Average current at 1-second BLE connection interval	—	18.9	—	μ A	TXP: 0 dBm; ± 20 -ppm master and slave clock accuracy. For empty PDU exchange
lavg_4sec, 0dBm	Average current at 4-second BLE connection interval	—	6.25	—	μ A	TXP: 0 dBm; ± 20 -ppm master and slave clock accuracy. For empty PDU exchange
General RF Specifications						
FREQ	RF operating frequency	2400	—	2482	MHz	
CHBW	Channel spacing	—	2	—	MHz	

Table 50. BLE Subsystem (continued)

Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
DR	On-air data rate	–	1000	–	kbps	
IDLE2TX	BLE.IDLE to BLE.TX transition time	–	120	140	μs	
IDLE2RX	BLE.IDLE to BLE.RX transition time	–	75	120	μs	
RSSI Specifications						
RSSI, ACC	RSSI accuracy	–	±5	–	dB	
RSSI, RES	RSSI resolution	–	1	–	dB	
RSSI, PER	RSSI sample period	–	6	–	μs	

Environmental Specifications

Environmental Compliance

This Cypress BLE module is built in compliance with the Restriction of Hazardous Substances (RoHS) and Halogen Free (HF) directives. The Cypress module and components used to produce this module are RoHS and HF compliant.

RF Certification

The CYBLE-222014-01 module is certified under the following RF certification standards:

- FCC: WAP2005
- CE
- IC: 7922A-2005
- MIC: 203-JN0495
- KC: MSIP-CRM-Cyp-2005

Safety Certification

The CYBLE-222014-01 module complies with the following safety regulations:

- Underwriters Laboratories, Inc. (UL): Filing E331901
- CSA
- TUV

Environmental Conditions

[Table 51](#) describes the operating and storage conditions for the Cypress BLE module.

Table 51. Environmental Conditions for CYBLE-222014-01

Description	Minimum Specification	Maximum Specification
Operating temperature	-40 °C	85 °C
Operating humidity (relative, non-condensation)	5%	85%
Thermal ramp rate	—	3 °C/minute
Storage temperature	-40 °C	85 °C
Storage temperature and humidity	—	85 °C at 85%
ESD: Module integrated into system Components ^[12]	—	15-kV Air 2.2-kV Contact

ESD and EMI Protection

Exposed components require special attention to ESD and electromagnetic interference (EMI).

A grounded conductive layer inside the device enclosure is suggested for EMI and ESD performance. Any openings in the enclosure near the module should be surrounded by a grounded conductive layer to provide ESD protection and a low-impedance path to ground.

Device Handling: Proper ESD protocol must be followed in manufacturing to ensure component reliability.

Note

12. This does not apply to the RF pins (ANT, XTAL1, and XTAL0). RF pins (ANT, XTAL1, and XTAL0) are tested for 500-V HBM.

Regulatory Information

FCC

FCC NOTICE:

The device CYBLE-222014-01, including the antenna 2450AT18B100 from Johanson Technology, complies with Part 15 of the FCC Rules. The device meets the requirements for modular transmitter approval as detailed in FCC public Notice DA00-1407. Transmitter Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) This device must accept any interference received, including interference that may cause undesired operation.

CAUTION:

The FCC requires the user to be notified that any changes or modifications made to this device that are not expressly approved by Cypress Semiconductor may void the user's authority to operate the equipment.

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help

LABELING REQUIREMENTS:

The Original Equipment Manufacturer (OEM) must ensure that FCC labelling requirements are met. This includes a clearly visible label on the outside of the OEM enclosure specifying the appropriate Cypress Semiconductor FCC identifier for this product as well as the FCC Notice above. The FCC identifier is FCC ID: WAP2005.

In any case the end product must be labeled exterior with "Contains FCC ID: WAP2005"

ANTENNA WARNING:

This device is tested with a standard SMA connector and with the antennas listed below. When integrated in the OEMs product, these fixed antennas require installation preventing end-users from replacing them with non-approved antennas. Any antenna not in the following table must be tested to comply with FCC Section 15.203 for unique antenna connectors and Section 15.247 for emissions.

RF EXPOSURE:

To comply with FCC RF Exposure requirements, the Original Equipment Manufacturer (OEM) must ensure to install the approved antenna in the previous.

The preceding statement must be included as a CAUTION statement in manuals, for products operating with the approved antennas in [Table 6](#) on page 12, to alert users on FCC RF Exposure compliance. Any notification to the end user of installation or removal instructions about the integrated radio module is not allowed.

The radiated output power of CYBLE-222014-01 with the chip antenna mounted (FCC ID: WAP2005) is far below the FCC radio frequency exposure limits. Nevertheless, use CYBLE-222014-01 in such a manner that minimizes the potential for human contact during normal operation.

End users may not be provided with the module installation instructions. OEM integrators and end users must be provided with transmitter operating conditions for satisfying RF exposure compliance.

ISED**Innovation, Science and Economic Development Canada (ISED) Certification**

CYBLE-222014-01 is licensed to meet the regulatory requirements of Innovation, Science and Economic Development Canada (ISED).

License: IC: 7922A-2005

Manufacturers of mobile, fixed or portable devices incorporating this module are advised to clarify any regulatory questions and ensure compliance for SAR and/or RF exposure limits. Users can obtain Canadian information on RF exposure and compliance from www.ic.gc.ca.

This device has been designed to operate with the antennas listed in [Table 6](#) on page 12, having a maximum gain of 0.5 dBi. Antennas not included in this list or having a gain greater than 0.5 dBi are strictly prohibited for use with this device. The required antenna impedance is 50 ohms. The antenna used for this transmitter must not be co-located or operating in conjunction with any other antenna or transmitter.

ISED NOTICE:

The device CYBLE-222014-01 including the antenna 2450AT18B100 from Johanson technology, complies with Canada RSS-GEN Rules. The device meets the requirements for modular transmitter approval as detailed in RSS-GEN. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) This device must accept any interference received, including interference that may cause undesired operation.

ISED RADIATION EXPOSURE STATEMENT FOR CANADA

This device complies with Innovation, Science and Economic Development (ISED) Canada licence-exempt RSS standard(s). Operation is subject to the following two conditions: (1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

Cet appareil est conforme à la norme sur l'innovation, la science et le développement économique (ISED) norme RSS exempte de licence. L'exploitation est autorisée aux deux conditions suivantes: (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

LABELING REQUIREMENTS:

The Original Equipment Manufacturer (OEM) must ensure that ISED labelling requirements are met. This includes a clearly visible label on the outside of the OEM enclosure specifying the appropriate Cypress Semiconductor IC identifier for this product as well as the ISED Notice above. The IC identifier is 7922A-2005. In any case, the end product must be labeled in its exterior with "Contains IC: 7922A-2005"

European R&TTE Declaration of Conformity

Hereby, Cypress Semiconductor declares that the Bluetooth module CYBLE-222014-01 complies with the essential requirements and other relevant provisions of Directive 1999/5/EC. As a result of the conformity assessment procedure described in Annex III of the Directive 1999/5/EC, the end-customer equipment should be labeled as follows:




All versions of the CYBLE-222014-01 in the specified reference design can be used in the following countries: Austria, Belgium, Cyprus, Czech Republic, Denmark, Estonia, Finland, France, Germany, Greece, Hungary, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, Poland, Portugal, Slovakia, Slovenia, Spain, Sweden, The Netherlands, the United Kingdom, Switzerland, and Norway.

MIC Japan

CYBLE-222014-01 is certified as a module with type certification number 203-JN0495. End products that integrate CYBLE-222014-01 do not need additional MIC Japan certification for the end product.

End product can display the certification label of the embedded module.

**KC Korea**

CYBLE-222014-01 is certified for use in Korea with certificate number MSIP-CRM-Cyp-2005.

한국 인증 세부정보:



1. 제품명(모델명): 특정 소출력 무선기기(무선데이터통신시스템용 무선기기), CYBLE-222014-01
2. 인증 번호: MSIP-CRM-Cyp-2005
3. 라이선스 소유자: Cypress Semiconductor Corporation
4. 제조일자: 2015.10
5. 제조업체/국가명: Cypress Semiconductor Corporation/ 중국

해당 무선설비는 전파혼신 가능성이 있으므로 인명안전과 관련된 서비스는 할 수 없습니다.

Packaging

Table 52. Solder Reflow Peak Temperature

Module Part Number	Package	Maximum Peak Temperature	Maximum Time at Peak Temperature	No. of Cycles
CYBLE-222014-01	22-pad SMT	260 °C	30 seconds	2

Table 53. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2

Module Part Number	Package	MSL
CYBLE-222014-01	22-pad SMT	MSL 3

The CYBLE-222014-01 is offered in tape and reel packaging. [Figure 10](#) details the tape dimensions used for the CYBLE-222014-01.

[Figure 10. CYBLE-222014-01 Tape Dimensions](#)

Item	W	A ₀	B ₀	K ₀	E ₂	P ₁	F	E	D ₀	D ₁	P ₀	P ₂	T
Measurement	24.0 ^{+0.10} _{-0.05}	10.26 ^{+0.10} _{-0.10}	10.26 ^{+0.10} _{-0.10}	2.00 ^{+0.10} _{-0.10}	22.25 mm	16.0 ^{+0.10} _{-0.10}	11.5 ^{+0.10} _{-0.10}	1.75 ^{+0.10} _{-0.10}	1.50 ^{+0.10} _{-0.05}	1.50 ^{+0.10} _{-0.10}	4.00 ^{+0.10} _{-0.10}	2.00 ^{+0.10} _{-0.10}	0.30 ^{+0.05} _{-0.05}




Figure 11 details the orientation of the CYBLE-222014-01 in the tape as well as the direction for unreeling.

[Figure 11. Component Orientation in Tape and Unreeling Direction](#)






Figure 12 details reel dimensions used for the CYBLE-222014-01.

Figure 12. Reel Dimensions



The CYBLE-222014-01 is designed to be used with pick-and-place equipment in an SMT manufacturing environment. The center-of-mass for the CYBLE-222014-01 is detailed in [Figure 13](#).

Figure 13. CYBLE-222014-01 Center of Mass



Ordering Information

Table 54 lists the CYBLE-222014-01 part number and features. Table 55 lists the reel shipment quantities for the CYBLE-222014-01.

Table 54. Ordering Information

Part Number	CPU Speed (MHz)	Flash Size (KB)	DMA	CapSense	SCB	TCPWM	12-Bit SAR ADC	I ² S	LCD	Package	Packing
CYBLE-222014-01	48	256	Yes	Yes	2	4	1 Msps	Yes	Yes	22-SMT	Tape and Reel


Table 55. Tape and Reel Package Quantity and Minimum Order Amount

Description	Minimum Reel Quantity	Maximum Reel Quantity	Comments
Reel Quantity	500	500	Ships in 500 unit reel quantities.
Minimum Order Quantity (MOQ)	500	—	
Order Increment (OI)	500	—	

The CYBLE-222014-01 is offered in tape and reel packaging. The CYBLE-222014-01 ships with a maximum of 500 units/reel.

Part Numbering Convention

The part numbers are of the form CYBLE-FATT##-SB where the fields are defined as follows.



For additional information and a complete list of Cypress Semiconductor BLE products, contact your local Cypress sales representative. To locate the nearest Cypress office, visit our website.

U.S. Cypress Headquarters Address	198 Champion Court, San Jose, CA 95134
U.S. Cypress Headquarter Contact Info	(408) 943-2600
Cypress website address	http://www.cypress.com

Acronyms

Acronym	Description
BLE	Bluetooth Low Energy
Bluetooth SIG	Bluetooth Special Interest Group
CE	European Conformity
CSA	Canadian Standards Association
DMA	direct memory access
EMI	electromagnetic interference
ESD	electrostatic discharge
FCC	Federal Communications Commission
GPIO	general-purpose input/output
IC	Industry Canada
IDE	integrated design environment
KC	Korea Certification
MIC	Ministry of Internal Affairs and Communications (Japan)
PCB	printed circuit board
RX	receive
QDID	qualification design ID
SMT	surface-mount technology; a method for producing electronic circuitry in which the components are placed directly onto the surface of PCBs
TCPWM	timer, counter, pulse width modulator (PWM)
TUV	Germany: Technischer Überwachungs-Verein (Technical Inspection Association)
TX	transmit

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
kV	kilovolt
mA	milliamperes
mm	millimeters
mV	millivolt
µA	microamperes
µm	micrometers
MHz	megahertz
GHz	gigahertz
V	volt

Document History Page

Document Title: CYBLE-222014-01 EZ-BLE™ Creator Module Document Number: 002-11186				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	5142440	DSO	02/18/2016	Preliminary datasheet for CYBLE-222014-01 module.
*A	5187154	DSO	03/21/2016	Updated Table 3 to include Solder Pad 6 location in the 22 pad connections. Updated Table 4 to include Solder Pad 6 definition in the 22 pad connections. Added Note 5 on page 9 for V _{REF} item in Table 4 .
*B	5411189	DSO	08/26/2016	Remove "Preliminary" document status. Added Table 4 to add additional information for the functionality of each solder pad. Added Table 55 to specify minimum and maximum reel quantities that ship for orders of the CYBLE-222014-01 module. Added Safety Certification and relative filing number. Updated More Information to add additional Knowledge Base Article references. Updated Cypress logo and Sales, Solutions, and Legal Information page.
*C	5536076	DSO	11/30/2016	Updated More Information : Added EZ-Serial™ BLE Firmware Platform section. Updated Recommended Host PCB Layout : Updated Figure 4 , Figure 5 , and Figure 6 captions to specify that these as "Seen on Host PCB". Updated Power Supply Connections and Recommended External Components : Updated Figure 7 and Figure 8 to specify that these are "Seen from Bottom". Updated Digital and Analog Capabilities and Connections : Updated Table 4 : Updated TCPWM column to add TCPWM capability on Port 2 pins. Added Footnote 4.
*D	5554670	DSO	12/15/2016	Updated Electrical Specification : Updated SAR ADC : Updated Table 18 to add Note 10 to specify under what conditions the maximum number of ADC channels can be achieved.
*E	5709580	GNKK	04/24/2017	Updated the Cypress logo and copyright information.
*F	6006702	DSO	12/27/2017	Updated reel dimensions in Figure 10 and Figure 12 .
*G	6087230	DSO	03/07/2018	Updated document title as "EZ-BLE™ Creator Module". Updated "PRoC™" references to "Creator". Updated the links of QDID and Declaration ID in Module Description section as " https://launchstudio.bluetooth.com/ListingDetails/2152 ". Updated "PRoC BLE" to "PSoC 4 BLE" throughout the document. Updated More Information section. Updated the term "IC" to "ISED". Changed the Heading "Industry Canada (IC) Certification" to "ISED" and added a subtitle "Innovation, Science and Economic Development Canada (ISED) Certification". Updated Part Numbering Convention . Added "Cet appareil est conforme à la norme sur l'innovation, la science et le développement économique (ISED) norme RSS exempte de licence. L'exploitation est autorisée aux deux conditions suivantes:" in ISED RADIATION EXPOSURE STATEMENT FOR CANADA . Updated the Copyright year.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Arm® Cortex® Microcontrollers

cypress.com/arm

Automotive

cypress.com/automotive

Clocks & Buffers

cypress.com/clocks

Interface

cypress.com/interface

Internet of Things

cypress.com/iot

Memory

cypress.com/memory

Microcontrollers

cypress.com/mcu

PSoC

cypress.com/psoc

Power Management ICs

cypress.com/pmic

Touch Sensing

cypress.com/touch

USB Controllers

cypress.com/usb

Wireless Connectivity

cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6 MCU](#)

Cypress Developer Community

[Community](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2016-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Cypress Semiconductor:](#)

[CYBLE-222014-01](#)