UCC5304EVM-035

Texas Instruments
595-UCC5304EVM-035
UCC5304EVM-035

Gam.:

Aprašymas:
Power Management IC Development Tools UCC5304 isolated sin gle-channel gate dr

Prieinamumas

Turime sandėlyje:
Ne Sandėlyje Esantys
Gamintojo numatytas pristatymo laikas
12 Savaičių Apytikriai apskaičiuotas gamybos laikas gamykloje.
Min. 1   Užsakoma po 1   Maks. 5
Vieneto kaina:
-,-- €
Plėt. Kaina:
-,-- €
Numatomas Įkainis:
Šis Produktas Siunčiamas NEMOKAMAI

Kainodara (EUR)

Qty. Vieneto kaina
Plėt. Kaina
54,78 € 54,78 €

Produkto Požymis Atributo vertė Pasirinkite Požymį
Texas Instruments
Gaminio kategorija: Power Management IC Development Tools
RoHS:  
Evaluation Modules
Gate Driver
3 V to 5.5 V
6 V to 18 V
UCC5304
UCC5304-035
Prekės Ženklas: Texas Instruments
Didžiausia darbinė temperatūra: + 130 C
Minimali darbinė temperatūra: - 40 C
Gaminio tipas: Power Management IC Development Tools
Gamyklinės pakuotės kiekis: 1
Subkategorija: Development Tools
Rasta produktų:
Norėdami rodyti panašius produktus, pažymėkite bent vieną langelį
Pasirinkite bent vieną žymimąjį langelį, kad būtų rodomi panašūs šios kategorijos produktai.
Pasirinkti atributai: 0

TARIC:
8473302000
CAHTS:
8473302000
USHTS:
8473301180
MXHTS:
8473300401
ECCN:
EAR99

UCC5304EVM-035 Gate Driver Evaluation Module

Texas Instruments UCC5304EVM-035 Gate Driver Evaluation Module (EVM) is designed to evaluate the UCC5304, an isolated single-channel gate driver with a 4A source and 6A sink peak current capability. This evaluation module is a reference design for driving power MOSFETs with up to 18V drive voltage, UCC5304 pin function identification, components selection guide, and PCB layout example. Texas Instruments UCC5304EVM-035 has independent connection points for VCCI and VDD supplies, including separate ground points. A three-position header with jumpers for the input signal lets designers easily tie input high or low. Various testing points are provided for easy connection, including some designated for use with ground springs for shorter measurement loops of key signals. The PCB layout is optimized with a minimized loop area in both the gate driver and power supply loops with bypassing capacitors.